CY7C64713 CYPRESS [Cypress Semiconductor], CY7C64713 Datasheet - Page 34
![no-image](/images/no-image-200.jpg)
CY7C64713
Manufacturer Part Number
CY7C64713
Description
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet
1.CY7C64713.pdf
(50 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C64713-100AXC
Manufacturer:
SST
Quantity:
230
Company:
Part Number:
CY7C64713-100AXC
Manufacturer:
CY
Quantity:
9
Company:
Part Number:
CY7C64713-100AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C64713-100AXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7C64713-128AXC
Manufacturer:
CYPRESS
Quantity:
9 940
Company:
Part Number:
CY7C64713-128AXC
Manufacturer:
CYPRESS
Quantity:
513
Company:
Part Number:
CY7C64713-128AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C64713-128AXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7C64713-56L
Manufacturer:
CYPRESS
Quantity:
17 580
Part Number:
CY7C64713-56LFXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C64713-56LTXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C64713-56PVXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
10.5
Table 10-4. GPIF Synchronous Signals Parameters with Internally Sourced IFCLK
Table 10-5. GPIF Synchronous Signals Parameters with Externally Sourced IFCLK
Notes:
Document #: 38-08039 Rev. *B
17. Dashed lines denote signals with programmable polarity.
18. GPIF asynchronous RDY
19. IFCLK must not exceed 48 MHz.
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
IFCLK
SRY
RYH
SGD
DAH
SGA
XGD
XCTL
IFCLK
SRY
RYH
SGD
DAH
SGA
XGD
XCTL
Parameter
Parameter
GPIF Synchronous Signals
IFCLK Period
RDY
Clock to RDY
GPIF Data to Clock Setup Time
GPIF Data Hold Time
Clock to GPIF Address Propagation Delay
Clock to GPIF Data Output Propagation Delay
Clock to CTL
IFCLK Period
RDY
Clock to RDY
GPIF Data to Clock Setup Time
GPIF Data Hold Time
Clock to GPIF Address Propagation Delay
Clock to GPIF Data Output Propagation Delay
Clock to CTL
x
signals have a minimum Setup time of 50 ns when using internal 48-MHz IFCLK.
X
X
GPIFADR[8:0]
DATA(output)
to Clock Setup Time
to Clock Setup Time
DATA(input)
Figure 10-4. GPIF Synchronous Signals Timing Diagram
RDY
IFCLK
CTL
X
X
X
X
Output Propagation Delay
Output Propagation Delay
X
X
Description
Description
t
SRY
t
SGD
t
XCTL
N
t
XGD
t
IFCLK
valid
t
RYH
t
t
DAH
SGA
N+1
20.83
20.83
Min.
Min.
8.9
9.2
2.9
3.7
3.2
4.5
0
0
[18, 19]
[19]
[17]
Max.
Max.
10.7
11.5
200
7.5
6.7
11
15
CY7C64713/14
Page 34 of 50
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns