CY7C68300 CYPRESS [Cypress Semiconductor], CY7C68300 Datasheet - Page 8

no-image

CY7C68300

Manufacturer Part Number
CY7C68300
Description
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C68300-56LFC
Manufacturer:
CY
Quantity:
4 082
Part Number:
CY7C68300-56PV
Manufacturer:
CY
Quantity:
56
Part Number:
CY7C68300-56PVC
Manufacturer:
CYPRESS
Quantity:
5 000
Part Number:
CY7C68300-56PVC
Manufacturer:
CYP
Quantity:
22
Part Number:
CY7C68300-56PVC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C68300A-56LFC
Manufacturer:
CYPRESS
Quantity:
5 000
Part Number:
CY7C68300A-56LFC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7C68300A-56LFC
Quantity:
273
Part Number:
CY7C68300A-56LFXC
Manufacturer:
CYPRESS
Quantity:
1 069
Part Number:
CY7C68300A-56LFXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C68300A-56PVC
Manufacturer:
CY
Quantity:
13
Part Number:
CY7C68300A-56PVC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY7C68300B
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
2.2
Document #: 38-08011 Rev. *B
Note:
SSOP
1.
Pin
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
1
2
3
4
5
6
7
8
9
ATA interface pins are not active when ATA_EN is not asserted.
QFN
Pin Descriptions
Pin
50
51
52
53
54
55
56
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
1
2
3
4
5
6
7
8
9
RESERVED
Pin Name
XTALOUT
DMINUS
DMARQ
XTALIN
DPLUS
IORDY
PU10K
AGND
DD13
DD14
DD15
AV
GND
GND
GND
GND
GND
GND
SDA
DD0
DD1
DD2
DD3
DD4
DD5
DD6
DD7
V
V
V
SCL
V
V
NC
CC
CC
CC
CC
CC
CC
PWR
PWR
PWR
PWR
PWR
PWR
Type
I/O
I/O
I/O
GND
GND
GND
GND
GND
GND
GND
Xtal
Xtal
Pin
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
I
O
[1]
[1]
[1]
[1]
[1]
Pulled high at Reset. When
the firmware starts, the pullup
is controlled by pin 46(SSOP)
/ 39(QFN). When VBUS_PWR
_VALID is high, the line is
pulled up. VBUS_PWR
_VALID is polled at start-up
and then every 20 ms.
SCL/SDA will be active for
several ms at start-up. Then
driven high.
Default State at Start-up
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Xtal
Xtal
I
I
ATA Data bit 13.
ATA Data bit 14.
ATA Data bit 15.
Ground.
Reserved. This pin should remain a no-connect.
V
Ground.
ATA Control.
ATA Control.
Analog V
possible.
24-MHz Crystal Output (see subsection 2.3.3).
24-MHz Crystal Input (see subsection 2.3.3).
Analog Ground. Connect to ground with as short a path as
possible.
V
USB D+ Signal (see subsection 2.3.1).
USB D- Signal (see subsection 2.3.1).
Ground.
V
Ground.
Tied to 10k ± 5% pull-up resistor.
Reserved. Tie to GND.
Clock signal for I
Data signal for I
V
ATA Data bit 0.
ATA Data bit 1.
ATA Data bit 2.
ATA Data bit 3.
ATA Data bit 4.
ATA Data bit 5.
ATA Data bit 6.
ATA Data bit 7.
Ground.
V
Ground.
CC
CC
CC
CC
CC
. Connect to 3.3V power source.
. Connect to 3.3V power source.
. Connect to 3.3V power source.
. Connect to 3.3V power source.
. Connect to 3.3V power source.
CC
. Connect the V
2
C-compatible interface (see 2.3.2).
2
C-compatible interface (see 2.3.2).
Pin Description
CC
through the shortest path
CY7C68300
Page 8 of 26

Related parts for CY7C68300