PCF2113AU/10/F4 NXP [NXP Semiconductors], PCF2113AU/10/F4 Datasheet - Page 40

no-image

PCF2113AU/10/F4

Manufacturer Part Number
PCF2113AU/10/F4
Description
LCD controllers/drivers
Manufacturer
NXP [NXP Semiconductors]
Datasheet
NXP Semiconductors
PCF2113_FAM_4
Product data sheet
11.2.2 Definitions
Fig 29. Bit transfer
Fig 30. Definition of START and STOP conditions
Fig 31. Acknowledgement on the I
Transmitter: the device that sends the data to the bus
Receiver: the device that receives the data from the bus
Master: the device that initiates and terminates a transfer and generates clock signals
Slave: the device addressed by a master
Multi-master: more than one master can attempt to control the bus at the same time
without corrupting the message
Arbitration: procedure to ensure that if more than one master simultaneously tries to
control the bus, only one is allowed to do so and the message is not corrupted
Synchronization: procedure to synchronize the clock signals of two or more devices
SDA
SCL
by transmitter
data output
by receiver
data output
SCL from
master
START condition
SDA
SCL
S
condition
START
S
Rev. 04 — 4 March 2008
data valid
data line
1
2
stable;
C-bus
allowed
change
of data
2
not acknowledge
acknowledge
STOP condition
8
LCD controllers/drivers
mbc621
P
PCF2113x
acknowledgement
clock pulse for
© NXP B.V. 2008. All rights reserved.
9
mbc602
mbc622
SDA
SCL
40 of 65

Related parts for PCF2113AU/10/F4