AD9865CHIPS AD [Analog Devices], AD9865CHIPS Datasheet - Page 5

no-image

AD9865CHIPS

Manufacturer Part Number
AD9865CHIPS
Description
Broadband Modem Mixed-Signal Front End
Manufacturer
AD [Analog Devices]
Datasheet
Parameter
Rx PATH LATENCY
Rx PATH COMPOSITE AC PERFORMANCE @ f
Rx PATH COMPOSITE AC PERFORMANCE @ f
Rx-to-Tx PATH FULL-DUPLEX ISOLATION
(1 V p-p, 10 MHz Sine Wave Tx Output)
1
2
3
POWER SUPPLY SPECIFICATIONS
AVDD = 3.3 V, DVDD = CLKVDD = DRVDD = 3.3 V; R
Table 3.
Parameter
SUPPLY VOLTAGES
POWER CONSUMPTION
Includes RxPGA, ADC pipeline, and ADIO bus delay relative to f
f
f
IN
IN
Full-Duplex Interface
Half-Duplex Interface
RxPGA Gain = 48 dB (Full-Scale = 8.0 mV p-p)
RxPGA Gain = 24 dB (Full-Scale =126 mV p-p)
RxPGA Gain = 0 dB (Full-Scale = 2.0 V p-p)
RxPGA Gain = 48 dB (Full-Scale = 8.0 mV p-p)
RxPGA Gain = 24 dB (Full-Scale = 126 mV p-p)
RxPGA Gain = 0 dB (Full-Scale = 2.0 V p-p)
RxPGA Gain = 40 dB
RxPGA Gain = 0 dB
AVDD
CLKVDD
DVDD
DRVDD
IS_TOTAL (Total Supply Current)
I
I
AVDD
DVDD
= 5 MHz, AIN = −1.0 dBFS , LPF cutoff frequency set to 15.5 MHz with Reg. 0x08 = 0x80.
= 5 MHz, AIN = −1.0 dBFS , LPF cutoff frequency set to 26 MHz with Reg. 0x08 = 0x80.
Signal-to-Noise and Distortion (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise and Distortion (SINAD)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
Signal-to-Noise (SNR)
Total Harmonic Distortion (THD)
IOUTP± Pins to RX± Pins
IOUTG± Pins to RX± Pins
IOUTP± Pins to RX± Pins
IOUTG± Pins to RX± Pins
+ I
+ I
CLKVDD
DRVDD
(Digital Supply Current)
(Analog Supply Current)
1
ADC
ADC
= 50 MSPS
= 80 MSPS
ADC
.
2
3
SET
= 2 kΩ, full-duplex operation with f
Rev. A | Page 5 of 48
Temp
Full
Full
25°C
25°C
25°C
25°C
Full
Full
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
Temp
Full
Full
Full
Full
Full
Full
Test Level
V
V
III
III
III
III
IV
IV
III
III
III
III
II
II
III
III
III
III
Test Level
V
V
V
V
II
IV
IV
DATA
Min
3.135
3.0
3.0
3.0
Min
58
58.9
= 80 MSPS,
Typ
10.5
10.0
43.7
−71
59
−67.2
59
−66
41.8
−67
58.6
−62.9
59.6
−69.7
83
37
123
77
Typ
3.3
3.3
3.3
3.3
406
311
95
1
unless otherwise noted.
Max
−62.9
−59.8
Max
3.465
3.6
3.6
3.6
475
342
133
AD9865
Unit
Cycles
Cycles
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
Unit
V
V
V
V
mA
mA
mA

Related parts for AD9865CHIPS