PCA9575HF NXP [NXP Semiconductors], PCA9575HF Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
PCA9575HF
Manufacturer Part Number
PCA9575HF
Description
16-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt
Manufacturer
NXP [NXP Semiconductors]
Datasheet
1.PCA9575HF.pdf
(38 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PCA9575HF
Manufacturer:
NXP
Quantity:
6 840
Part Number:
PCA9575HF
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
PCA9575HF,118
Manufacturer:
MAX
Quantity:
67
Part Number:
PCA9575HF,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
PCA9575_3
Product data sheet
7.6.10 Register 9 - Configuration port 1 register
7.6.9 Register 8 - Configuration port 0 register
This register configures the direction of the I/O pins. If a bit in this register is set (written
with logic 1), the corresponding port 0 pin is enabled as an input with high-impedance
output driver. If a bit in this register is cleared (written with logic 0), the corresponding
port 0 pin is enabled as an output. At reset, the device’s ports are inputs.
Table 12.
Legend: * default value.
This register configures the direction of the I/O pins. If a bit in this register is set (written
with logic 1), the corresponding port 1 pin is enabled as an input with high-impedance
output driver. If a bit in this register is cleared (written with logic 0), the corresponding
port 1 pin is enabled as an output. At reset, the device’s ports are inputs.
Table 13.
Legend: * default value.
Bit
7
6
5
4
3
2
1
0
Bit
7
6
5
4
3
2
1
0
Symbol
C0.7
C0.6
C0.5
C0.4
C0.3
C0.2
C0.1
C0.0
Symbol
C1.7
C1.6
C1.5
C1.4
C1.3
C1.2
C1.1
C1.0
Register 8 - Configuration port 0 register (address 08h) bit description
Register 9 - Configuration port 1 register (address 09h) bit description
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Rev. 03 — 9 November 2009
16-bit I
2
Value
1*
1*
1*
1*
1*
1*
1*
1*
Value
1*
1*
1*
1*
1*
1*
1*
1*
C-bus and SMBus, level translating, low voltage GPIO
Description
configures the direction of the I/O pins
Description
configures the direction of the I/O pins
0 = corresponding port pin enabled as an output
1 = corresponding port pin configured as input
(default value)
0 = corresponding port pin enabled as an output
1 = corresponding port pin configured as input
(default value)
PCA9575
© NXP B.V. 2009. All rights reserved.
15 of 38