ADSP-2109 AD [Analog Devices], ADSP-2109 Datasheet

no-image

ADSP-2109

Manufacturer Part Number
ADSP-2109
Description
Low Cost DSP Microcomputers
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-2109KP-80
Manufacturer:
ADI
Quantity:
2 253
Part Number:
ADSP-2109LKP-55
Manufacturer:
ADI
Quantity:
1 910
a
GENERAL DESCRIPTION
The ADSP-2104 and ADSP-2109 processors are single-chip
microcomputers optimized for digital signal processing (DSP)
and other high speed numeric processing applications. The
ADSP-2104/ADSP-2109 processors are built upon a common
core. Each processor combines the core DSP architecture—
computation units, data address generators, and program
sequencer—with differentiating features such as on-chip
program and data memory RAM (ADSP-2109 contains 4K
words of program ROM), a programmable timer, and two
serial ports.
Fabricated in a high speed, submicron, double-layer metal
CMOS process, the ADSP-2104/ADSP-2109 operates at
20 MIPS with a 50 ns instruction cycle time. The ADSP-2104L
and ADSP-2109L are 3.3 volt versions which operate at
13.824 MIPS with a 72.3 ns instruction cycle time. Every
instruction can execute in a single cycle. Fabrication in CMOS
results in low power dissipation.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
SUMMARY
16-Bit Fixed-Point DSP Microprocessors with
Enhanced Harvard Architecture for Three-Bus
Independent Computation Units: ALU, Multiplier/
Single-Cycle Instruction Execution & Multifunction
On-Chip Program Memory RAM or ROM
Integrated I/O Peripherals: Serial Ports and Timer
FEATURES
20 MIPS, 50 ns Maximum Instruction Rate
Separate On-Chip Buses for Program and Data Memory
Program Memory Stores Both Instructions and Data
Dual Data Address Generators with Modulo and
Efficient Program Sequencing with Zero-Overhead
Automatic Booting of On-Chip Program Memory from
Double-Buffered Serial Ports with Companding Hardware,
Three Edge- or Level-Sensitive Interrupts
Low Power IDLE Instruction
PLCC Package
On-Chip Memory
Performance: Instruction Bus & Dual Data Buses
Accumulator, and Shifter
Instructions
& Data Memory RAM
(Three-Bus Performance)
Bit-Reverse Addressing
Looping: Single-Cycle Loop Setup
Byte-Wide External Memory (e.g., EPROM )
Automatic Data Buffering, and Multichannel Operation
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
The ADSP-2100 Family’s flexible architecture and compre-
hensive instruction set support a high degree of parallelism.
In one cycle the ADSP-2104/ADSP-2109 can perform all
of the following operations:
The ADSP-2104 contains 512 words of program RAM, 256
words of data RAM, an interval timer, and two serial ports.
The ADSP-2104L is a 3.3 volt power supply version of the
ADSP-2104; it is identical to the ADSP-2104 in all other
characteristics.
The ADSP-2109 contains 4K words of program ROM and
256 words of data RAM, an interval timer, and two serial ports.
The ADSP-2109L is a 3.3 volt power supply version of the
ADSP-2109; it is identical to the ADSP-2109 in all other
characteristics.
Low Cost DSP Microcomputers
Generate the next program address
Fetch the next instruction
Perform one or two data moves
Update one or two data address pointers
Perform a computation
Receive and transmit data via one or two serial ports
DATA ADDRESS
DAG 1
GENERATORS
ALU
ADSP-2100 CORE
ARITHMETIC UNITS
DAG 2
MAC
FUNCTIONAL BLOCK DIAGRAM
ADSP-2104/ADSP-2109
SHIFTER
SEQUENCER
PROGRAM
DATA MEMORY DATA
PROGRAM MEMORY DATA
DATA MEMORY ADDRESS
PROGRAM MEMORY ADDRESS
SPORT 0
SERIAL PORTS
PROGRAM
MEMORY
© Analog Devices, Inc., 1996
SPORT 1
MEMORY
MEMORY
DATA
Fax: 617/326-8703
TIMER
EXTERNAL
ADDRESS
EXTERNAL
BUS
DATA
BUS

Related parts for ADSP-2109

Related keywords