XC2VP7 XILINX [Xilinx, Inc], XC2VP7 Datasheet - Page 66
XC2VP7
Manufacturer Part Number
XC2VP7
Description
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
1.XC2VP7.pdf
(430 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2VP7 FG456
Manufacturer:
XILINX
Quantity:
80
Company:
Part Number:
XC2VP7-4FF896C
Manufacturer:
XILINX
Quantity:
280
Company:
Part Number:
XC2VP7-4FFG896C
Manufacturer:
XILINX
Quantity:
591
Company:
Part Number:
XC2VP7-4FFG896I
Manufacturer:
XILINX
Quantity:
648
- Current page: 66 of 430
- Download datasheet (4Mb)
•
•
•
Dedicated Routing
In addition to the global and local routing resources, dedi-
cated signals are available.
•
DS083 (v4.7) November 5, 2007
Product Specification
The double lines route signals to every first or second
block away in all four directions. Organized in a
staggered pattern, double lines can be driven only at
their endpoints. Double-line signals can be accessed
either at the endpoints or at the midpoint (one block
from the source).
The direct connect lines route signals to neighboring
blocks: vertically, horizontally, and diagonally.
The fast connect lines are the internal CLB local
interconnections from LUT outputs to LUT inputs.
There are eight global clock nets per quadrant. (See
Global Clock Multiplexer Buffers, page
R
48.)
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
www.xilinx.com
•
•
•
•
Horizontal routing resources are provided for on-chip
3-state buses. Four partitionable bus lines are provided
per CLB row, permitting multiple buses within a row.
(See
Two dedicated carry-chain resources per slice column
(two per CLB column) propagate carry-chain MUXCY
output signals vertically to the adjacent slice. (See
CLB/Slice Configurations, page
One dedicated SOP chain per slice row (two per CLB
row) propagate ORCY output logic signals horizontally
to the adjacent slice. (See
One dedicated shift-chain per CLB connects the output
of LUTs in shift-register mode to the input of the next
LUT in shift-register mode (vertically) inside the CLB.
(See
3-State Buffers, page
Shift Registers, page
Sum of Products, page
43.)
39.)
44.)
Module 2 of 4
42.)
55
Related parts for XC2VP7
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CoolRunner-II CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
In-System Programmable CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
High-Performance CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XCR3128XL 128 Macrocell CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XC95288XL High Performance CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XCR3512XL: 512 Macrocell CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XC4000E and XC4000X Series Field Programmable Gate Arrays
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XC17V00 Series Configuration PROMs
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
Platform Flash In-System Programmable Configuration PROMs
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
KIT EVAL SPARTAN 6 SP601
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT SPARTAN 3ADSP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
EVALUATION PLATFORM VIRTEX-5
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
EVAL PLATFORM V5 FXT
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
Platform Flash In-System Programmable Configuration PROMs
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
Part Number:
Description:
XA Spartan-3A DSP Automotive FPGA Family Data Sheet
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet: