CY8C20111_11 CYPRESS [Cypress Semiconductor], CY8C20111_11 Datasheet
CY8C20111_11
Related parts for CY8C20111_11
CY8C20111_11 Summary of contents
Page 1
Features ■ Capacitive button input tied to a configurable output ❐ Robust sensing algorithm ❐ High sensitivity, low noise ❐ Immunity to RF and AC noise ❐ Low radiated EMC noise ❐ Supports wide range of input capacitance, sensor ...
Page 2
Contents Pinouts .............................................................................. 3 Typical Circuits ................................................................. 4 Circuit-1: One Button and One LED[1] ........................ 4 Circuit-2: One Button and One LED with I2C Interface ................................................................ 4 Circuit-3: Two Buttons and Two LEDs with I2C Interface ................................................................ 5 Circuit-4: ...
Page 3
Pinouts Figure 1. CY8C20111 Pin Diagram - 8 SOIC - 1 Button Table 1. Pin Definitions – 8 SOIC- 1 Button Pin No Name 1 V Ground I2C SCL I C Clock 2 3 I2C SDA ...
Page 4
Typical Circuits 5.1 Circuit-1: One Button and One LED 5.2 Circuit-2: One Button and One LED with I Note 1. The sensors are factory tuned to work with 1 mm plastic or glass overlay. Document Number: 001-53516 ...
Page 5
Circuit-3: Two Buttons and Two LEDs with I 5.4 Circuit-4: Compatibility with 1 Note 2. 1.8 V ≤ V _I2C ≤ V _CE and 2.4 V ≤ V _CE ≤ 5. ...
Page 6
Circuit-5: Powering Down CapSense Express Device for Low Power Requirements Output enable Master Or Host For low power requirements turned off, the above DD concept can be used. The CapSense Express, ...
Page 7
I C Clock Stretching 2 “Clock stretching” or “bus stalling” communication protocol is a state in which the slave holds the SCL line low to indicate that it is busy. In this condition, the master ...
Page 8
Table 5. Register Map Register Name Address (in Hex) OUTPUT_PORT 04 CS_ENABLE 07 DIG_ENABLE 08 SET_STRONG_DM 11 OP_SEL_0 1C LOGICAL_OPR_INPUT0 1E [4] OP_SEL_1 21 [4] LOGICAL_OPR_INPUT1 23 CS_NOISE_TH 4E CS_BL_UPD_TH 4F CS_SETL_TIME 50 CS_OTH_SET 51 CS_HYSTERISIS 52 CS_DEBOUNCE 53 CS_NEG_NOISE_TH ...
Page 9
Table 6. CapSense Express Commands [6] Command Description Get firmware revision Store current configuration to NVM Restore factory configuration Write NVM POR defaults W ...
Page 10
OUTPUT_STATUS Output Status Register OUTPUT_STATUS: 00h 1 Button 7 6 Access: FD Bit Name 2 Button 7 6 Access: FD Bit Name The Output Status register represents the actual logical levels on the output pins. Bit Name 1:0 STS ...
Page 11
This register is used to enable CapSense inputs. This register should be set before setting finger threshold (0x66, 0x67) and IDAC setting (0x70, 0x71) registers. Bit Name 1:0 CS [1:0] 8.4 DIG_ENABLE Select DIG Output Register GPO_ENABLE: 08h (Writable only ...
Page 12
LOGICAL_OPR_INPUT0 [0] ENB CS0 OP_SEL_0 [0] LOGICAL_OPR_INPUTx [0] ENB CS0 LOGICAL_OPR_INPUTx [1] ENB CS1 INPUT SELECTION LOGIC Document Number: 001-53516 Rev. *G Figure 5. CY8C20111 Digital Logic Diagram OUTPUT_PORT [0] INVERSION LOGIC OP_SEL_0 [1] Figure 6. CY8C20121 Digital Logic Diagram ...
Page 13
OP_SEL_x Logic Operation Selection Registers OP_SEL_0: 1Ch OP_SEL_1: 21h (Not available for 1 Button) 1/2Button 7 6 Access: FD RW: 0 Bit Name Op_En This register is used to enable logic operation on GP outputs. OP_SEL_0 should be configured ...
Page 14
CS_NOISE_TH Noise Threshold Register CS_NOISE_TH: 4Eh 1/2 Button 7 6 Access: FD Bit Name This register sets the noise threshold value. For individual sensors, count values above this threshold do not update the baseline. This count is relative to ...
Page 15
CS_OTH_SET CapSense Clock Select, Sensor Auto Reset Register CS_OTH_SET: 51h (Writable only in Setup mode) 1/2 Button 7 6 Access: FD RW: 00 Bit Name CS_CLK[1:0] The registers set the CapSense module frequency of operation and enables or disables ...
Page 16
CS_DEBOUNCE Debounce Register. CS_DEBOUNCE: 53h 1/2 Button 7 6 Access: FD Bit Name The Debounce parameter adds a debounce counter to the ‘sensor active transition’. For the sensor to transition from inactive to active, the consecutive samples of difference ...
Page 17
CS_FILTERING CapSense Filtering Register CS_FILTERING: 56h 1/2 Button 7 6 Access: FD RW: 0 Bit Name RstBl This register provides an option for forced baseline reset and to enable and configure two different types of software filters. Bit Name ...
Page 18
CS_FINGER_TH_x Finger Threshold Registers CS_FINGER_TH_0: 66h CS_FINGER_TH_1: 67h (Not available in 1 Button) 1/2 Button 7 6 Access: FD Bit Name This register sets the finger threshold value for CapSense inputs. Possible values are 3 to 255. This parameter ...
Page 19
DEVICE_ID Device ID Register DEVICE_ID: 7Ah 1 Button 7 6 Access: FD Bit Name 2 Button 7 6 Access: FD Bit Name This register contains the device and product ID. The device and product ID corresponds to “xx” in ...
Page 20
I2C_ADDR_DM 2 2 Device I C Address and I C Pin Drive Mode Register I2C_ADDR_DM: 7Ch 1 Button 7 6 Access: FD RW: 0 Bit Name I2CIP_EN 2 This register sets the drive mode pins and ...
Page 21
CS_READ_BLx Baseline Value MSB/LSB Registers CS_READ_BLM: 82h CS_READ_BLL: 83h 1/2 Button 7 6 Access: FD Bit Name Reading from this register returns the 2-byte current baseline value for the selected CapSense input. Bit Name 7:0 BL [7:0] 8.26 CS_READ_DIFFx ...
Page 22
CS_READ_STATUS Sensor On Status Register CS_READ_STATUS: 88h 1 Button 7 6 Access: FD Bit Name 2 Button 7 6 Access: FD Bit Name This register gives the sensor ON/OFF status. A bit ‘1’ indicates sensor is ON and ‘0’ ...
Page 23
Command Name Code 04h Read POR Defaults 05h Read Device Configu- ration (RAM) 06h Reconfigure Device (POR) 07h Set Normal Operation Mode 08h Set Setup Operation Mode 09h Start CapSense Scanning 0Ah Stop CapSense Scanning 0Bh Returns CapSense Scanning Status ...
Page 24
Layout Guidelines and Best Practices Sl. Category No. 1 Button Shape 2 Button Size 3 Button Button Spacing 4 Button Ground Clearance 5 Ground Flood - Top Layer 6 Ground Flood - Bottom Layer 7 Trace Length from Sensor ...
Page 25
X: Button to ground clearance Y: Button to button clearance Document Number: 001-53516 Rev. *G Figure 7. Button Shapes Figure 8. Button Layout Design Figure 9. Recommended Via-hole Placement CY8C20111, CY8C20121 Page [+] Feedback ...
Page 26
Example PCB Layout Design with Two CapSense Buttons and Two LEDs Document Number: 001-53516 Rev. *G CY8C20111, CY8C20121 Figure 10. Top Layer Figure 11. Bottom Layer Page [+] Feedback ...
Page 27
Operating Voltages For details on I2C 1x Ack time, refer Register Map approximately four times the values mentioned in these tables. 11. CapSense Constraints Parameter Parasitic Capacitance ( the P CapSense Sensor Supply Voltage Variation (V ) ...
Page 28
Electrical Specifications 12.1 Absolute Maximum Ratings Parameter Description T Storage temperature STG T Bake Temperature BAKETEMP t Bake Time BAKETIME T Ambient temperature with power A applied V Supply voltage on V relative ...
Page 29
DC GPIO Specifications 13.2.1 5-V and 3.3-V DC GPIO Specifications This table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4. 5.25 V and –40 °C ≤ T ≤ 85 °C, 3.10 V ...
Page 30
Specifications This table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4. 5.25 V and –40 °C < T < 85 °C, 3. 3.6 V and –40 ...
Page 31
AC Electrical Specifications 14.1 AC Chip-Level Specifications 14.1.1 5-V and 3.3-V AC Chip-Level Specifications Parameter Description F Internal low-speed oscillator (ILO) frequency 32K1 t External reset pulse width XRST t Time from end of POR to CPU executing POWERUP ...
Page 32
Specifications (continued) Parameter Description t Data hold time HDDATI2C t Data setup time SUDATI2C t Setup time for STOP condition SUSTOI2C t BUS free time between a STOP and START BUFI2C condition t Pulse width ...
Page 33
Examples of Frequently Used I Sl. No. Requirement 1 Enter into setup mode 2 Enter into normal mode 3 Load factory defaults to RAM registers software reset 5 Save current configuration to flash 6 Load factory ...
Page 34
Ordering Information Package Ordering Code Diagram CY8C20111-SX1I 51-85066 8-Pin SOIC CY8C20111-SX1IT 51-85066 8-Pin SOIC (tape and reel) CY8C20121-SX1I 51-85066 8-Pin SOIC CY8C20121-SX1IT 51-85066 8-Pin SOIC (tape and reel) Note For Die sales information, contact a local Cypress sales office ...
Page 35
Package Diagram Document Number: 001-53516 Rev. *G Figure 13. 8-Pin (150-Mil) SOIC (51-85066) CY8C20111, CY8C20121 51-85066 *E Page [+] Feedback ...
Page 36
Acronyms 18.1 Acronyms Used Table 8 lists the acronyms that are used in this document. Table 8. Acronyms Used in this Datasheet Acronym Description AC alternating current CMOS complementary metal oxide semiconductor CRC cyclic redundancy check CSA capsense successive ...
Page 37
Glossary active high 1. A logic signal having its asserted state as the logic 1 state logic signal having the logic 1 state as the higher voltage of the two states. analog blocks The basic programmable opamp ...
Page 38
Glossary (continued) compiler A program that translates a high level language, such as C, into machine language. configuration In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to space ‘1’. crystal ...
Page 39
Glossary (continued) ICE The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer). input/output (I/O) A device that introduces data into or extracts ...
Page 40
Glossary (continued) port A group of pins, usually eight. Power on reset A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is a type of (POR) hardware reset. ® ...
Page 41
Glossary (continued) tri-state A function whose output can adopt three states and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the ...
Page 42
Document History Page Document Title: CY8C20111, CY8C20121 CapSense Document Number: 001-53516 Orig. of Rev. ECN No. Change ** 2709248 SLAN/PYRS *A 2821828 SSHH/FSU *B 2868929 SLAN *C 2892629 NJF *D 3043236 ARVM *E 3087790 NJF *F 3148656 ARVM *G ...
Page 43
Sales, Solutions, and Legal Information 22.1 Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. Products Automotive cypress.com/go/automotive ...