PIC18F24 MICROCHIP [Microchip Technology], PIC18F24 Datasheet - Page 295

• Manufacturer Part Number: PIC18F24
• Description: 28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module
• Manufacturer: MICROCHIP [Microchip Technology]

BRA
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
 2004 Microchip Technology Inc.
Q Cycle Activity:
Before Instruction
After Instruction
operation
Decode
No
PC
PC
Q1
Read literal
operation
(PC) + 2 + 2n
Unconditional Branch
[ label ] BRA
-1024
None
Add the 2’s complement number ‘2n’ to
the PC. Since the PC will have
incremented to fetch the next
instruction, the new address will be
PC + 2 + 2n. This instruction is a
two-cycle instruction.
1
2
HERE
1101
No
‘n’
Q2
=
=
n
address (HERE)
address (Jump)
1023
0nnn
BRA
operation
Process
n
Data
No
PC
Q3
Jump
nnnn
Write to PC
operation
No
Q4
nnnn
BSF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
Q Cycle Activity:
Before Instruction
After Instruction
Decode
FLAG_REG
FLAG_REG
Q1
register ‘f’
Bit Set f
[ label ] BSF
0
0
a
1
None
Bit ‘b’ in register ‘f’ is set. If ‘a’ is ‘0’, the
Access Bank will be selected,
overriding the BSR value. If ‘a’ = 1, then
the bank will be selected as per the
BSR value.
1
1
BSF
Read
1000
Q2
f
b
[0,1]
=
=
f<b>
255
PIC18FXX8
7
0x0A
0x8A
FLAG_REG, 7
bbba
Process
f,b[,a]
Data
Q3
DS41159D-page 293
ffff
register ‘f’
Write
Q4
ffff