W9864G6 WINBOND [Winbond], W9864G6 Datasheet - Page 17

no-image

W9864G6

Manufacturer Part Number
W9864G6
Description
1M x 4 BANKS x 16 BITS SDRAM
Manufacturer
WINBOND [Winbond]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W9864G6DH-6
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W9864G6DH-6
Quantity:
538
Part Number:
W9864G6EB-7
Manufacturer:
NEC
Quantity:
670
Part Number:
W9864G6EB-7
Manufacturer:
WB
Quantity:
27 456
Part Number:
W9864G6EB-7
Manufacturer:
WB
Quantity:
20 000
Part Number:
W9864G6EH-6
Manufacturer:
WINBOND/PBF
Quantity:
750
Part Number:
W9864G6EH-7
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W9864G6GB-7
Manufacturer:
WINBONG
Quantity:
20 000
Part Number:
W9864G6GH-6
Quantity:
6 250
Part Number:
W9864G6GH-6
Manufacturer:
WINBOND
Quantity:
6 250
Part Number:
W9864G6GH-6
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W9864G6GH-6
Quantity:
396
Company:
Part Number:
W9864G6GH-6
Quantity:
65
Part Number:
W9864G6GH-7
Manufacturer:
WINBOND
Quantity:
5 530
Part Number:
W9864G6GH-7
Manufacturer:
WINBOND
Quantity:
5 120
Part Number:
W9864G6GH-7
Manufacturer:
WINBOND
Quantity:
1 000
Notes:
1. Operation exceeds "ABSOLUTE MAXIMUM RATING" may cause permanent damage to the
2. All voltages are referenced to V
3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the
4. These parameters depend on the output loading conditions. Specified values are obtained with
5. Power up Sequence
6. AC Testing Conditions
devices.
minimum values of t
output open.
(2) Power must be applied to V
(3) After power-up a pause of at least 200 µseconds is required. It is required that DQM and CKE signals then be held ‘
(4) All banks must be precharged.
(5) The Mode Register Set command must be asserted to initialize the Mode Register.
(6) A minimum of eight Auto Refresh dummy cycles is required to stabilize the internal circuitry of the device.
(1) Power up must be performed in the following sequence.
signals must be started at the same time.
high‘ (VDD levels) to ensure that the DQ output is impedance.
1. Transition times are measured between V
2. t
3. These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as
follows the number of clock cycles = specified value of timing/ clock period
(count fractions as whole number)
(1) t
HZ
Output Reference Level
Output Load
Input Signal Levels (VIH/VIL)
Transition Time (Rise and Fall) of Input Signal
Input Reference Level
t
CH
CL
defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.
is the pulse width of CLK measured from the negative edge to the positive edge referenced to V
is the pulse width of CLK measured from the positive edge to the negative edge referenced to V
CK
and t
PARAMETER
output
DD
and V
RC
.
SS
DDQ
(simultaneously) while all input signals are held in the “NOP” state. The CLK
Z = 50 ohms
AC TEST LOAD
IH
and V
- 17 -
IL
.
1.4 V
50pF
Publication Release Date: January 27, 2003
50 ohms
See diagram below
CONDITIONS
2.4V/0.4V
1.4V
1 nS
1.4V
W9864G6DB
Revision A1
IL
IH
(max.).
(min.).

Related parts for W9864G6