M58WR064 STMICROELECTRONICS [STMicroelectronics], M58WR064 Datasheet - Page 14

no-image

M58WR064

Manufacturer Part Number
M58WR064
Description
64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M58WR064
Manufacturer:
ST
Quantity:
10 850
Part Number:
M58WR064
Manufacturer:
ST
0
Part Number:
M58WR064-FU70ZB6S
Manufacturer:
ST
Quantity:
125
Part Number:
M58WR064-FU70ZB6S
Manufacturer:
SIEMENS
Quantity:
412
Part Number:
M58WR064-FU70ZB6S
Manufacturer:
ST
0
Part Number:
M58WR064EB70ZB6
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
M58WR064EB70ZB6
Manufacturer:
ST
0
Part Number:
M58WR064EB70ZB6T
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
M58WR064FP70ZB6
Manufacturer:
ROHM
Quantity:
6 259
Part Number:
M58WR064FP70ZB6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M58WR064FU70
Manufacturer:
SHARP
Quantity:
1
M58WR064ET, M58WR064EB
If the second bus cycle is not Write Erase Confirm
(D0h), Status Register bits 4 and 5 are set and the
command aborts. Erase aborts if Reset turns to
V
the Erase operation is aborted, the block must be
erased again.
Once the command is issued the device outputs
the Status Register data when any address within
the bank is read. At the end of the operation the
bank will remain in Read Status Register mode un-
til a Read Array, Read CFI Query or Read Elec-
tronic Signature command is issued.
During Erase operations the bank containing the
block being erased will only accept the Read Ar-
ray, Read Status Register, Read Electronic Signa-
ture, Read CFI Query and the Program/Erase
Suspend command, all other commands will be ig-
nored. Refer to Dual Operations section for de-
tailed information about simultaneous operations
allowed in banks not being erased. Typical Erase
times are given in Table 14, Program, Erase
Times and Program/Erase Endurance Cycles.
See Appendix C, Figure 25, Block Erase Flow-
chart and Pseudo Code, for a suggested flowchart
for using the Block Erase command.
Program Command
The memory array can be programmed word-by-
word. Only one Word in one bank can be pro-
grammed at any one time. Two bus write cycles
are required to issue the Program Command.
After programming has started, read operations in
the bank being programmed output the Status
Register content.
During Program operations the bank being pro-
grammed will only accept the Read Array, Read
Status Register, Read Electronic Signature, Read
CFI Query and the Program/Erase Suspend com-
mand. Refer to Dual Operations section for de-
tailed information about simultaneous operations
allowed in banks not being programmed. Typical
Program times are given in Table 14, Program,
Erase Times and Program/Erase Endurance Cy-
cles.
Programming aborts if Reset goes to V
integrity cannot be guaranteed when the program
operation is aborted, the memory location must be
reprogrammed.
See Appendix C, Figure 21, Program Flowchart
and Pseudo Code, for the flowchart for using the
Program command.
14/82
IL
The first bus cycle sets up the Program
command.
The second latches the Address and the Data to
be written and starts the Program/Erase
Controller.
. As data integrity cannot be guaranteed when
IL
. As data
Program/Erase Suspend Command
The Program/Erase Suspend command is used to
pause a Program or Block Erase operation. A
Bank Erase operation cannot be suspended.
One bus write cycle is required to issue the Pro-
gram/Erase command. Once the Program/Erase
Controller has paused bits SR7, SR6 and/ or SR2
of the Status Register will be set to ‘1’. The com-
mand can be addressed to any bank.
During Program/Erase Suspend the Command In-
terface will accept the Program/Erase Resume,
Read Array (cannot read the erase-suspended
block or the program-suspended Word), Read
Status Register, Read Electronic Signature and
Read CFI Query commands. Additionally, if the
suspend operation was Erase then the Clear sta-
tus Register, Program, Block Lock, Block Lock-
Down or Block Unlock commands will also be ac-
cepted. The block being erased may be protected
by issuing the Block Lock, Block Lock-Down or
Protection Register Program commands. Only the
blocks not being erased may be read or pro-
grammed correctly. When the Program/Erase Re-
sume command is issued the operation will
complete. Refer to the Dual Operations section for
detailed information about simultaneous opera-
tions allowed during Program/Erase Suspend.
During a Program/Erase Suspend, the device can
be placed in standby mode by taking Chip Enable
to V
V
See Appendix C, Figure 24, Program Suspend &
Resume Flowchart and Pseudo Code, and Figure
26, Erase Suspend & Resume Flowchart and
Pseudo Code for flowcharts for using the Program/
Erase Suspend command.
Program/Erase Resume Command
The Program/Erase Resume command can be
used to restart the Program/Erase Controller after
a Program/Erase Suspend command has paused
it. One Bus Write cycle is required to issue the
command. The command can be written to any
address.
The Program/Erase Resume command does not
change the read mode of the banks. If the sus-
pended bank was in Read Status Register, Read
Electronic signature or Read CFI Query mode the
bank remains in that mode and outputs the corre-
sponding data. If the bank was in Read Array
mode subsequent read operations will output in-
valid data.
If a Program command is issued during a Block
Erase Suspend, then the erase cannot be re-
sumed until the programming operation has com-
pleted. It is possible to accumulate suspend
operations. For example: suspend an erase oper-
ation, start a programming operation, suspend the
IL
.
IH
. Program/Erase is aborted if Reset turns to

Related parts for M58WR064