LPC2194HBD64 NXP [NXP Semiconductors], LPC2194HBD64 Datasheet

no-image

LPC2194HBD64

Manufacturer Part Number
LPC2194HBD64
Description
Single-chip 16/32-bit microcontroller; 256 kB ISP/IAP flash with 10-bit ADC and CAN
Manufacturer
NXP [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2194HBD64
Manufacturer:
NXP
Quantity:
10 000
Part Number:
LPC2194HBD64
Manufacturer:
NXP
Quantity:
3 300
Part Number:
LPC2194HBD64,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2194HBD64/01
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2194HBD64/01
0
Part Number:
LPC2194HBD64/01,15
Manufacturer:
Maxim
Quantity:
60
Part Number:
LPC2194HBD64/01,15
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2194HBD64/01,15
Manufacturer:
NXP
Quantity:
160
Part Number:
LPC2194HBD64/01,15
Manufacturer:
NXP/恩智浦
Quantity:
20 000
1. General description
2. Features
2.1 Key features brought by LPC2194/01 devices
The LPC2194 is based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and
embedded trace support, together with 256 kB of embedded high-speed flash memory. A
128-bit wide memory interface and a unique accelerator architecture enable 32-bit code
execution at maximum clock rate. For critical code size applications, the alternative 16-bit
Thumb mode reduces code by more than 30 % with minimal performance penalty.
With its compact 64-pin package, low power consumption, various 32-bit timers,
4-channel 10-bit ADC, four advanced CAN channels, PWM channels and 46 fast GPIO
lines with up to nine external interrupt pins this microcontroller is particularly suitable for
automotive applications such as a CAN gateway that connects several CAN busses or a
CAN bridge between sub networks at different speeds. Sensors with CAN interface or
debugging via CAN are additional applications that need more than two CAN interfaces. It
is also an adequate solution for industrial control, medical systems and fault-tolerant
maintenance buses. With a wide range of additional serial communications interfaces, it is
also suited for communication gateways and protocol converters as well as many other
general-purpose applications.
Remark: Throughout the data sheet, the term LPC2194 will apply to devices with and
without the /00 or /01 suffixes. The /00 or the /01 suffix will be used to differentiate from
other devices only when necessary.
I
I
I
I
I
I
I
LPC2194
Single-chip 16/32-bit microcontroller; 256 kB ISP/IAP flash
with 10-bit ADC and CAN
Rev. 05 — 10 December 2007
Fast GPIO ports enable port pin toggling up to 3.5 times faster than the original device.
They also allow for a port pin to be read at any time regardless of its function.
Dedicated result registers for ADC(s) reduce interrupt overhead. The ADC pads are
5 V tolerant when configured for digital I/O function(s).
UART0/1 include fractional baud rate generator, auto-bauding capabilities and
handshake flow-control fully implemented in hardware.
Buffered SSP serial controller supporting SPI, 4-wire SSI, and Microwire formats.
SPI programmable data length and master mode enhancement.
Diversified Code Read Protection (CRP) enables different security levels to be
implemented. This feature is available in LPC2194/00 devices as well.
General purpose timers can operate as external event counters.
Product data sheet

Related parts for LPC2194HBD64

LPC2194HBD64 Summary of contents

Page 1

LPC2194 Single-chip 16/32-bit microcontroller; 256 kB ISP/IAP flash with 10-bit ADC and CAN Rev. 05 — 10 December 2007 1. General description The LPC2194 is based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with ...

Page 2

... CPU operating voltage range of 1. 1. I/O power supply range of 3 3 Ordering information Table 1. Type number LPC2194HBD64 LPC2194HBD64/00 LQFP64 LPC2194HBD64/01 LQFP64 LPC2194_5 Product data sheet Ordering information Package Name Description LQFP64 plastic low profile quad flat package; 64 leads; ...

Page 3

NXP Semiconductors 4. Block diagram LPC2194 P0[30:27], HIGH-SPEED P0[25:0] (3) GPI/O 46 PINS TOTAL P1[31:16] ARM7 LOCAL BUS INTERNAL SRAM CONTROLLER 16 kB SRAM EXTERNAL (1) EINT[3:0] INTERRUPTS (1) 4 CAP0 CAPTURE/ (1) 4 CAP1 COMPARE (1) 4 MAT0 TIMER ...

Page 4

NXP Semiconductors 5. Pinning information 5.1 Pinning P0[21]/PWM5/RD3/CAP1[3] 1 P0[22]/TD3/CAP0[0]/MAT0[ P0[23]/RD2 P1[19]/TRACEPKT3 4 P0[24]/TD2 DDA(3V3) P1[18]/TRACEPKT2 8 P0[25]/RD1 9 10 TD1 P0[27]/AIN0/CAP0[1]/MAT0[1] 11 P1[17]/TRACEPKT1 12 P0[28]/AIN1/CAP0[2]/MAT0[ P0[29]/AIN2/CAP0[3]/MAT0[3] P0[30]/AIN3/EINT3/CAP0[0] 15 P1[16]/TRACEPKT0 ...

Page 5

NXP Semiconductors 5.2 Pin description Table 2. Pin description Symbol Pin P0[0] to P0[31] P0[0]/TXD0/ 19 PWM1 P0[1]/RXD0/ 21 PWM3/EINT0 P0[2]/SCL/ 22 CAP0[0] P0[3]/SDA/ 26 MAT0[0]/EINT1 P0[4]/SCK0/ 27 CAP0[1] P0[5]/MISO0/ 29 MAT0[1] P0[6]/MOSI0/ 30 CAP0[2] P0[7]/SSEL0/ 31 PWM2/EINT2 P0[8]/TXD1/ 33 ...

Page 6

NXP Semiconductors Table 2. Pin description …continued Symbol Pin P0[14]/DCD1/ 41 EINT1 P0[15]/RI1/EINT2 45 P0[16]/EINT0/ 46 MAT0[2]/CAP0[2] P0[17]/CAP1[2]/ 47 SCK1/MAT1[2] P0[18]/CAP1[3]/ 53 MISO1/MAT1[3] P0[19]/MAT1[2]/ 54 MOSI1/CAP1[2] P0[20]/MAT1[3]/ 55 SSEL1/EINT3 P0[21]/PWM5/ 1 RD3/CAP1[3] P0[22]/TD3/ 2 CAP0[0]/MAT0[0] P0[23]/RD2 3 P0[24]/TD2 5 P0[25]/RD1 ...

Page 7

NXP Semiconductors Table 2. Pin description …continued Symbol Pin P0[30]/AIN3/ 15 EINT3/CAP0[0] P1[0] to P1[31] P1[16]/ 16 TRACEPKT0 P1[17]/ 12 TRACEPKT1 P1[18]/ 8 TRACEPKT2 P1[19]/ 4 TRACEPKT3 P1[20]/ 48 TRACESYNC P1[21]/ 44 PIPESTAT0 P1[22]/ 40 PIPESTAT1 P1[23]/ 36 PIPESTAT2 P1[24]/ ...

Page 8

NXP Semiconductors Table 2. Pin description …continued Symbol Pin V 59 SSA V 58 SSA(PLL) V 17, 49 DD(1V8 DDA(1V8) V 23, 43, 51 DD(3V3 DDA(3V3) [1] SSP interface available on LPC2194/01 only. LPC2194_5 Product data ...

Page 9

NXP Semiconductors 6. Functional description Details of the LPC2194 systems and peripheral functions are described in the following sections. 6.1 Architectural overview The ARM7TDMI general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ...

Page 10

NXP Semiconductors ISP flash erase command can be executed at any time (no matter whether the CRP off). Removal of CRP is achieved by erasure of full on-chip user flash. With the CRP off, full access to ...

Page 11

NXP Semiconductors Fig 3. LPC2194 memory map 6.5 Interrupt controller The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and categorizes them as Fast Interrupt Request (FIQ), vectored Interrupt Request (IRQ), and non-vectored IRQ as defined by ...

Page 12

NXP Semiconductors Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has ...

Page 13

NXP Semiconductors Table 3. Block System Control ADC CAN [1] SSP interface available on LPC2194/01 only. 6.6 Pin connect block The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the ...

Page 14

NXP Semiconductors • Ports are accessible via either the legacy group of registers (GPIOs) or the group of registers providing accelerated port access (Fast GPIOs). 6.8 10-bit ADC The LPC2194 each contain a single 10-bit successive approximation ADC with four ...

Page 15

NXP Semiconductors • Transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs. • UART1 is equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS). 6.10.2 UART features available ...

Page 16

NXP Semiconductors 6.12 SPI serial I/O controller The LPC2194 each contain two SPIs. The SPI is a full duplex serial interface, designed to be able to handle multiple masters and slaves connected to a given bus. Only a single master ...

Page 17

NXP Semiconductors 6.14.1 Features • A 32-bit Timer/Counter with a programmable 32-bit Prescaler. • Timer or external event counter operation • Four 32-bit capture channels per timer that can take a snapshot of the timer value when an input signal ...

Page 18

NXP Semiconductors • Flag to indicate watchdog reset. • Programmable 32-bit timer with internal pre-scaler. • Selectable time period from (T T cy(PCLK) 6.16 Real-time clock The RTC is designed to provide a set of counters to measure time when ...

Page 19

NXP Semiconductors With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going ...

Page 20

NXP Semiconductors produce the output clock. Since the minimum output divider value insured that the PLL output has duty cycle. The PLL is turned off and ...

Page 21

NXP Semiconductors CAUTION If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device. Remark: Devices without the /00 or /01 suffixes have only a security level equivalent to CRP2 available. 6.18.5 ...

Page 22

NXP Semiconductors when an application does not require any peripherals to run at the full processor rate. Because the APB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode. 6.19 Emulation ...

Page 23

NXP Semiconductors 6.19.3 RealMonitor RealMonitor is a configurable software module, developed by ARM Inc., which enables real-time debug lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host ...

Page 24

NXP Semiconductors 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter V supply voltage (1.8 V) DD(1V8) V supply voltage (3.3 V) DD(3V3) V analog supply voltage (3.3 V) DDA(3V3) ...

Page 25

NXP Semiconductors 8. Static characteristics Table 5. Static characteristics +125 C for industrial applications, unless otherwise specified. amb Symbol Parameter V supply voltage (1.8 V) DD(1V8) V supply voltage (3.3 V) DD(3V3) V analog supply ...

Page 26

NXP Semiconductors Table 5. Static characteristics +125 C for industrial applications, unless otherwise specified. amb Symbol Parameter I Power-down mode supply DD(pd) current Power consumption LPC2194/01 I active mode supply DD(act) current I Idle mode ...

Page 27

NXP Semiconductors [4] Including voltage on outputs in 3-state mode. [5] V supply voltages must be present. DD(3V3) [6] 3-state outputs go into 3-state mode when V [7] Accounts for 100 mV voltage drop in all supply lines. [8] Only ...

Page 28

NXP Semiconductors Table 6. ADC static characteristics +125 C unless otherwise specified; ADC frequency 4.5 MHz. DDA amb Symbol Parameter V analog input voltage IA C analog input ...

Page 29

NXP Semiconductors 1023 1022 1021 1020 1019 1018 7 code out offset error E O (1) Example of an actual transfer curve. (2) The ideal transfer curve. (3) Differential linearity ...

Page 30

NXP Semiconductors 8.1 Power consumption measurements for LPC2194/01 The power consumption measurements represent typical values for the given conditions. The peripherals were enabled through the PCONP register, but for these measurements, the peripherals were not configured to run. Peripherals were ...

Page 31

NXP Semiconductors 45 I DD(act) 60 MHz (mA MHz MHz 5 1.65 Test conditions: Active mode entered executing code from on-chip flash; PCLK = Temp = 25 C; core voltage 1.8 V; all peripherals disabled. ...

Page 32

NXP Semiconductors 15.0 I DD(idle) (mA) 10.0 5.0 0.0 1.65 Test conditions: Idle mode entered executing code from on-chip flash; PCLK = core voltage 1.8 V; all peripherals enabled. amb Fig 9. Typical LPC2194/01 I DD(idle) ...

Page 33

NXP Semiconductors 500 I DD(pd 400 300 200 100 0 -40 -25 -10 Test conditions: Power-down mode entered executing code from on-chip flash. Fig 11. Typical LPC2194/01 core power-down current DD(act) (mA ...

Page 34

NXP Semiconductors 7.0 I DD(idle) (mA) 6.0 5.0 4.0 3.0 2.0 1.0 -40 -25 -10 Test conditions: Idle mode entered executing code from on-chip flash; PCLK = core voltage 1.8 V; all peripherals disabled. Fig 13. Typical LPC2194/01 I DD(idle) ...

Page 35

NXP Semiconductors 9. Dynamic characteristics Table 8. Dynamic characteristics +125 C for industrial applications; V amb Symbol Parameter External clock f oscillator frequency osc T clock cycle time cy(clk) t clock HIGH time CHCX t ...

Page 36

NXP Semiconductors 10. Package outline LQFP64: plastic low profile quad flat package; 64 leads; body 1 pin 1 index DIMENSIONS (mm are the original ...

Page 37

NXP Semiconductors 11. Abbreviations Table 9. Acronym ADC AMBA APB CAN CPU DCC FIFO GPIO I/O JTAG PLL PWM RAM SPI SRAM SSI SSP TTL UART LPC2194_5 Product data sheet Abbreviations Description Analog-to-Digital Converter Advanced Microcontroller Bus Architecture Advanced Peripheral ...

Page 38

... Release date LPC2194_5 20071210 • Modifications: Type number LPC2194HBD64/01 has been added. • Details introduced with /01 devices on new peripherals/features (Fast I/O Ports, SSP, CRP) and enhancements to existing ones (UART0/1, Timers, ADC, and SPI) added. • Power consumption measurements for LPC2194/01 added. ...

Page 39

NXP Semiconductors 13. Legal information 13.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...

Page 40

NXP Semiconductors 15. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Related keywords