MC908JL16CFAE FREESCALE [Freescale Semiconductor, Inc], MC908JL16CFAE Datasheet - Page 136

no-image

MC908JL16CFAE

Manufacturer Part Number
MC908JL16CFAE
Description
Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
Analog-to-Digital Converter (ADC)
ADLSMP — Long Sample Time Configuration
ACLKEN — Asynchronous Clock Source Enable
136
This bit configures the sample time of the ADC10 to either 3.5 or 23.5 ADCK clock cycles. This adjusts
the sample period to allow higher impedance inputs to be accurately sampled or to maximize
conversion speed for lower impedance inputs. Longer sample times can also be used to lower overall
power consumption in continuous conversion mode if high conversion rates are not required.
This bit enables the asynchronous clock source as the input clock to generate the internal clock ADCK,
and allows operation in stop mode. The asynchronous clock source will operate between 1 MHz and
2 MHz if the ADLPC bit is clear, and between 0.5 MHz and 1 MHz if the ADLPC bit is set. As long as
the internal clock ADCK, which is equal to the selected input clock divided by ADIV, is at a frequency
(f
operation is guaranteed.
ADCK
1 = Long sample time (23.5 cycles)
0 = Short sample time (3.5 cycles)
1 = The asynchronous clock is selected as the input clock source (the clock generator is only
0 = The ADICLK bit specifies the input clock source and conversions will not continue in stop mode
) between the minimum and maximum required clock frequencies (considering ALPC), correct
enabled during the conversion)
MC68HC908JL16 Data Sheet, Rev. 1.1
Freescale Semiconductor

Related parts for MC908JL16CFAE