LM79 NSC [National Semiconductor], LM79 Datasheet - Page 12

no-image

LM79

Manufacturer Part Number
LM79
Description
Microprocessor System Hardware Monitor
Manufacturer
NSC [National Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM7905
Manufacturer:
NS
Quantity:
128
Part Number:
LM7905
Manufacturer:
ST
0
Part Number:
LM7905
Manufacturer:
PJ
Quantity:
20 000
Company:
Part Number:
LM7905
Quantity:
2 000
Part Number:
LM7905/D7905/7905D2R
Manufacturer:
ST
0
Part Number:
LM7905@@@@@@
Manufacturer:
ST
0
Part Number:
LM7905CK
Quantity:
1
Part Number:
LM7905CT
Manufacturer:
NS
Quantity:
262
Part Number:
LM7905CT
Manufacturer:
NS
Quantity:
2 676
Part Number:
LM7905CT
Manufacturer:
VISHAY
Quantity:
30 000
Part Number:
LM7905CT
Manufacturer:
INTEL
Quantity:
144
Part Number:
LM7905CT
Manufacturer:
NS
Quantity:
1 000
Part Number:
LM7905CT
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
LM7905CT/NOPB
Quantity:
3 500
www.national.com
Functional Description
Intrusion input is designed to accept an active high signal
from an external circuit that latches when the case is re-
moved from the computer.
2.0 INTERFACE
The LM79 only decodes the three lowest address bits on the
ISA bus. Referring to the ISA bus timing diagrams in and ,
the Chip Select Input, CS, should be taken low by external
address decoder circuitry to access the LM79. The LM79
decodes the following base addresses:
IORD is the standard ISA bus signal that indicates to the
LM79 that it may drive data on to the ISA data bus.
IOWR is the standard ISA command to the LM79 that it may
latch data from the ISA bus.
SYSCLK is the standard ISA SYSCLK, typically 8.33 MHz.
This clock is used only for timing of the ISA interface of the
-Port x0h: Power On Self Test codes from ISA bus.
-Port x4h: Power On Self Test codes from ISA bus.
-Port x5h: The LM79s Internal Address Register
-Port x6h: Data Register
(Continued)
12
LM79. All other clock functions within LM79 such as the ADC
and fan counters are done with a separate asynchronous
internal clock.
A typical application designed to utilize the POST RAM
would decode the LM79 to the address space starting at
80h, which is where POST codes are output to. Otherwise,
the LM79 can be decoded into a different desired address
space.
To communicate with an LM79 Register, first write the ad-
dress of that Register to Port x5h. Read or write data from or
to that register via Port x6h. A write will take IOWR low, while
a read will take IORD low.
If the Serial Bus Interface and ISA bus interface are used
simultaneously there is the possibility of collision. To prevent
this from occurring in applications where both interfaces are
used, read port x5h and if the Most Significant Bit, D7, is
high, ISA communication is limited to reading port x5h only
until this bit is low. A Serial Bus communication occurring
while ISA is active will not be a problem, since even a single
bit of Serial Bus communication requires 10 microseconds,
in comparison to less than a microsecond for an entire ISA
communication.

Related parts for LM79