OX16C950 OXFORD [Oxford Semiconductor], OX16C950 Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
OX16C950
Manufacturer Part Number
OX16C950
Description
High Performance UART with 128 byte FIFOs
Manufacturer
OXFORD [Oxford Semiconductor]
Datasheet
1.OX16C950.pdf
(49 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
OX16C950-PCC60-A
Manufacturer:
Omnivision
Quantity:
1 831
Company:
Part Number:
OX16C950-TQBG
Manufacturer:
SAMSUNG
Quantity:
450
Company:
Part Number:
OX16C950-TQC60B
Manufacturer:
HITACHI
Quantity:
622
5
The OX16C950 device is a single channel device software compatible with the 16C450, 16C550, 16C654 and 16C750 UARTs.
The operation of the OX16C950 depends on a number of mode settings. These modes are referred to throughout this data
sheet. The FIFO depth and compatibility modes are tabulated below:
5.1
After a hardware reset bit 0 of the FIFO Control Register
(‘FCR’) is cleared, hence OX16C950 is compatible with the
16C450. The transmitter and receiver FIFOs (referred to as
the ‘Transmit Holding Register’ and ‘Receiver Holding
Register’ respectively) have a depth of one. This is referred
to as ‘Byte mode’. When FCR[0] is cleared, all other mode
selection parameters are ignored.
5.2
Connect FIFOSEL to GND or leave it unconnected. After a
hardware reset, writing a 1 to FCR[0] will increase the FIFO
size to 16, providing compatibility with 16C550 devices.
Since this pin is a no-connect in 16C550 devices, replacing
a 16C550 with OX16C950 would result in a 550 compatible
device with 16 byte deep FIFOs.
5.3
Connect FIFOSEL to VDD. Writing a 1 to FCR[0] will now
increase the FIFO size to 128, thus providing a 550 device
with 128 deep FIFOs.
5.4
For
unconnected.
Writing a 1 to FCR[0] will increase the FIFO size to 16. In a
similar fashion to 16C750, the FIFO size can be further
increased to 128 by writing a 1 to FCR[5]. Note that access
to FCR[5] is protected by LCR[7]. I.e., to set FCR[5],
software should first set LCR[7] to temporarily remove the
Data Sheet Revision 1.2
OXFORD SEMICONDUCTOR LTD.
M
compatibility
450 Mode
550 Mode
Extended 550 Mode
750 Mode
ODE
Extended 550
UART Mode
S
950*
450
550
650
750
ELECTION
with
16C750,
FIFO
size
128
128
128
128
16
1
* Note that 950 mode configuration is identical to 650 configuration
leave
FCR[0]
0
1
1
1
1
1
Table 3: UART Mode Configuration
FIFOSEL
Enhanced mode
(EFR[4]=1)
X
0
0
1
0
1
guard. Once FCR[5] is set, the software should clear
LCR[7] for normal operation.
The 16C750 additional features over the 16C550 are
available as long as the UART is not put into Enhanced
mode (i.e. EFR[4] should be ‘0’). These features are:
1. Deeper FIFOs
2. Automatic RTS/CTS out-of-band flow control
3. Sleep mode
5.5
The OX16C950 is compatible with the 16C650 when
EFR[4] is set, i.e. the device is in Enhanced mode. As 650
software drivers usually put the device into Enhanced
mode, running 650 drivers on the OX16C950 device will
result in 650 compatibility with 128 deep FIFOs, as long as
FCR[0] is set. This is regardless of the state of the
FIFOSEL pin or package option. Note that the 650
emulation mode of the OX16C950 provides 128 byte deep
FIFOs whereas the standard 16C650 has only 32 byte
FIFOs.
650 mode has the same enhancements as the 16C750
over the 16C550, but these are enabled using different
registers.
There are also additional enhancements over those of the
16C750 in this mode, these are:
1. Automatic in-band flow control
2. Special character detection
3. Infra-red “IrDA-format” transmit and receive mode
4. Transmit trigger levels
5. Optional clock prescaler
(guarded with LCR[7] = 1)
650 Mode
FCR[5]
X
X
X
0
1
X
OX16C950 rev B
FIFOSEL
pin
X
X
X
0
1
0
Page 13