ISPLSI2032-110LJI LATTICE [Lattice Semiconductor], ISPLSI2032-110LJI Datasheet
ISPLSI2032-110LJI
Related parts for ISPLSI2032-110LJI
ISPLSI2032-110LJI Summary of contents
Page 1
Features • ENHANCEMENTS — ispLSI 2032A is Fully Form and Function Compatible to the ispLSI 2032, with Identical Timing Specifcations and Packaging — ispLSI 2032A is Built on an Advanced 0.35 Micron 2 ® E CMOS Technology • HIGH DENSITY ...
Page 2
Functional Block Diagram Figure 1. ispLSI 2032/A Functional Block Diagram GOE 0 I I/O 2 I/O 3 I I/O 6 I/O 7 I/O 8 I I/O 11 I/O ...
Page 3
Absolute Maximum Ratings Supply Voltage V ...................................-0.5 to +7.0V cc Input Voltage Applied ........................ -2 Off-State Output Voltage Applied ..... -2 Storage Temperature ................................ -65 to 150°C Case Temp. with Power Applied .............. -55 to 125°C ...
Page 4
Switching Test Conditions Input Pulse Levels -135, -150, -180 Input Rise and Fall Time 10% to 90% Input Timing Reference Levels Output Timing Reference Levels Output Load 3-state levels are measured 0.5V from steady-state active level. Output Load Conditions (see ...
Page 5
External Timing Parameters 4 TEST 2 PARAMETER # COND Data Prop. Delay, 4PT Bypass, ORP Bypass pd1 Data Prop. Delay pd2 f max A 3 Clk Frequency with Internal Feedback f – 4 Clk ...
Page 6
External Timing Parameters 4 TEST 2 PARAMETER # COND Data Propagation Delay, 4PT Bypass, ORP Bypass pd1 t pd2 A 2 Data Propagation Delay Clock Frequency with Internal Feedback max f – 4 Clock ...
Page 7
Internal Timing Parameters 2 PARAMETER # Inputs Input Buffer Delay t 21 Dedicated Input Delay din GRP t 22 GRP Delay grp GLB Product Term Bypass Path Delay (Combinatorial) 4ptbpc Product ...
Page 8
Internal Timing Parameters 2 PARAMETER # Inputs t 20 Input Buffer Delay io t din 21 Dedicated Input Delay GRP t 22 GRP Delay grp GLB Product Term Bypass Path Delay (Combinatorial) 4ptbpc Product ...
Page 9
Timing Model I/O Cell Ded. In #21 I/O Delay I/O Pin #20 (Input) #45 Reset #43, 44 Y0,1,2 GOE Derivations of su, h and co from the Product Term Clock Logic ...
Page 10
Power Consumption Power consumption in the ispLSI 2032 and 2032A de- vices depends on two primary factors: the speed at which the device is operating and the number of Product Terms Figure 4. Typical Device Power Consumption vs fmax 120 ...
Page 11
Pin Description 44-PIN PLCC PIN NUMBERS NAME I I/O 3 15, 16, 17, 18, I I/O 7 19, 20, 21, 22, I I/O 11 25, 26, 27, 28, I I/O 15 29, ...
Page 12
Pin Configuration ispLSI 2032/A 44-Pin PLCC Pinout Diagram I/O 28 I/O 29 I/O 30 I/O 31 VCC ispEN 1 SDI/IN 0 I/O 0 I Pins have dual function capability. ispLSI 2032/A 44-Pin TQFP Pinout Diagram I/O ...
Page 13
Pin Configuration ispLSI 2032/A 48-Pin TQFP Pinout Diagram I/O 28 I/O 29 I/O 30 I/O 31 ispEN 2 SDI/IN 0 Specifications ispLSI 2032 ispLSI 2032/A ...
Page 14
Part Number Description ispLSI XXXX Device Family Device Number 2032 2032A Speed f 180 = 180 MHz max f 150 = 154 MHz max f 135 = 137 MHz max f 110 = 111 MHz max ...
Page 15
FAMILY ispLSI ...