X3100 Xicor, X3100 Datasheet - Page 12

• Manufacturer Part Number: X3100
• Description: 3 or 4 Cell Li-Ion Battery Protection and Monitor IC
• Manufacturer: Xicor

X3100/X3101 – Preliminary Information
REV 1.1.8 12/10/02
Bit 1 of the status register simply indicates whether or
not the X3100 or X3101 is in over-discharge protection
mode.
Bit 2 of the status register (CCES+OVDS) indicates the
status of two conditions of the X3100 or X3101. Cell
Charge Enable Status (CCES) is an internally generated
signal which indicates the status of any cell voltage
(V
(V
an internally generated signal which indicates whether
Table 18. Status Register Functionality.
Notes:
X3100/X3101 INTERNAL PROTECTION FUNCTIONS
The X3100 and the X3101 provide periodic monitoring
(see section “Periodic Protection Monitoring” on page
12) for over-charge and over-discharge states and
continuous monitoring for an over-current state. It has
automatic shutdown when a protection mode is
encountered, as well as automatic return after the
device is released from a protection mode. When
sampling voltages through the analog port (Monitor
Mode), over-charge and over-discharge protection
monitoring is also performed on a continuous basis.
Voltage thresholds for each of these protection modes
(V
selected via software and stored in an internal non-
volatile register. This feature allows the user to avoid the
restrictions of mask programmed voltage thresholds, and
is especially useful during prototype/evaluation design
Bit(s)
3–7
CELL
CE
OV
0
1
2
, V
). Over-charge Voltage Detection Status (OVDS) is
†
) with respect to the Cell Charge Enable Voltage
This bit is set in the configuration register.
UV
VRGS+OCDS
CCES+OVDS
, and V
Name
UVDS
-
OC
respectively) can be individually
Voltage regulator
detection status
detection status
detection status
Over-discharge
enable status
Description
Over-current
Over-charge
Cell charge
status
+
+
SWCEN =0
SWCEN =1
Case
-
-
-
www.xicor.com
†
†
Status
1
0
1
0
1
0
1
0
0
or not the X3100 or X3101 is in over-charge protection
mode.
When the cell charge enable function is switched ON
(configuration bit SWCEN=0), the signals CCES and
OVDS are logically OR’ed (CCES+OVDS) and written to
bit 2 of the status register. If the cell charge enable
function is switched OFF (configuration bit SWCEN=1),
then bit 2 of the status register effectively only represents
information about the over-charge status (OVDS) of the
X3100 or X3101 (See Table 18, Table 17 and Figure 2).
stages
characteristics are used in an existing design.
Delay times for the detection of, and release from
protection
respectively) can be individually varied by setting the
values of external capacitors connected to pins OVT,
UVT, OCT.
Periodic Protection Monitoring
In normal operation, the analog select pins are set such
that AS2=L, AS1=L, AS0=L. In this mode the X3100 and
X3101 conserve power by sampling the cells for over or
over-discharge conditions.
In this state over-charge and over-discharge protection
circuitry are usually off, but are periodically switched on
by the internal Protection Sample Rate Timer (PSRT). The
V
X3100/X3101 in over-current protection mode.
V
X3100/X3101 NOT in over-current protection mode.
X3100/X3101 in over-discharge protection mode
X3100/X3101 NOT in over-discharge protection mode
V
X3100/X3101 in over-charge protection mode
V
X3100/X3101 NOT in over-charge protection mode
X3100/X3101 in over-charge protection mode
X3100/X3101 NOT in over-charge protection mode
Not used (always return zero)
RGO
RGO
CELL
CELL
not yet tuned (V
tuned (V
< V
> V
or
modes (T
CE
CE
when
OR
AND
RGO
Characteristics subject to change without notice.
=5V ± 0.5%) AND
Interpretation
OV
cells
RGO
, T
=5V ± 10%) OR
UV
with
/T
UVR
, and T
slightly
OC
different
12 of 40
/T
OCR