ZL50234GD ETC, ZL50234GD Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
ZL50234GD
Manufacturer Part Number
ZL50234GD
Description
8 Channel Voice Echo Canceller
Manufacturer
ETC
Datasheet
1.ZL50234GD.pdf
(41 pages)
Data Sheet
Pin Description (continued)
A0..A10 P16,N16,M16,L16,K16,
D0..D7
MCLK
Name
Sout
Rout
ODE
DTA
R/W
PIN
Rin
Sin
C4i
DS
CS
F0i
J16,H16,G16,F16,E16,
T2,T4,T6,T8,T9,T11,
208-Ball LBGA
T13,T15
PIN #
R13
D16
B13
R11
B11
R5
R7
A8
B9
B7
B5
A4
G2
15, 16, 17,
19, 20, 21,
28, 29, 30,
31, 33, 34,
35, 36, 38,
100 PIN
22, 23
39, 40
LQFP
10
12
13
57
58
59
60
61
62
63
90
11
Zarlink Semiconductor Inc.
Data Strobe (Input). This active low input works in conjunction
with CS to enable the read and write operations.
Chip Select (Input). This active low input is used by a
microprocessor to activate the microprocessor port.
Read/Write (Input). This input controls the direction of the data
bus lines (D7-D0) during a microprocessor access.
Data Transfer Acknowledgment (Open Drain Output). This
active low output indicates that a data bus transfer is completed.
A pull-up resistor (1K typical) is required at this output.
Data Bus D0 - D7 (Bidirectional). These pins form the 8-bit
bidirectional data bus of the microprocessor port.
Address A0 to A10 (Input). These inputs provide the A10 - A0
address lines to the internal registers.
Output Drive Enable (Input). This input pin is logically AND’d
with the ODE bit-6 of the Main Control Register. When both ODE
bit and ODE input pin are high, the Rout and Sout ST-BUS
outputs are enabled.
When the ODE bit is low or the ODE input pin is low, the Rout
and Sout ST-BUS outputs are high impedance.
Send PCM Signal Output (Output). Port 1 TDM data output
streams. Sout pin outputs serial TDM data streams at 2.048 Mb/s
with 8 channels per stream.
Receive PCM Signal Output (Output). Port 2 TDM data output
streams. Rout pin outputs serial TDM data streams at 2.048 Mb/s
with 8 channels per stream.
Send PCM Signal Input (Input). Port 2 TDM data input streams.
Sin pin receives serial TDM data streams at 2.048 Mb/s with 8
channels per stream.
Receive PCM Signal Input (Input). Port 1 TDM data input
streams. Rin pin receives serial TDM data streams at 2.048 Mb/s
with 8 channels per stream.
Frame Pulse (Input). This input accepts and automatically
identifies frame synchronization signals formatted according to
ST-BUS or GCI interface specifications.
Serial Clock (Input). 4.096 MHz serial clock for shifting data
in/out on the serial streams (Rin, Sin, Rout, Sout).
Master Clock (Input). Nominal 10MHz or 20MHz Master Clock
input. May be connected to an asynchronous (relative to frame
signal) clock source.
Description
ZL50234
5