EVAL-ADAU1702EB AD [Analog Devices], EVAL-ADAU1702EB Datasheet - Page 38

• Manufacturer Part Number: EVAL-ADAU1702EB
• Description: SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs
• Manufacturer: AD [Analog Devices]

ADAU1702
2076 (0x081C)—DSP CORE CONTROL REGISTER
Table 46.
D15
RSVD
Table 47. DSP Core Control Register
Bit Name
GD [1:0]
AACW
GPCW
IFCW
IST
ADM
DAM
CR
SR [1:0]
GPIO Debounce Control
Auxiliary ADC Data
Registers Control Port
Write Mode
GPIO Pin Setting Register
Control Port Write Mode
Interface Registers
Control Port Write Mode
Initiate Safeload Transfer
Mute ADCs
Mute DACs
Clear Internal
Registers to 0
Sample Rate
D14
RSVD
D13
GD1
D12
GD0
Description
Sets debounce time of multipurpose pins that are set as GPIO inputs.
GD [1:0]
00
01
10
11
Setting this bit allows data to be written directly to the auxiliary ADC data registers (2057 to 2060) from the
control port. When this bit is set, the auxiliary ADC data registers ignores the settings on the multipurpose pins.
When this bit is set, the GPIO pin setting register (2056) can be written to directly from the control port and
this register ignores the input settings on the multipurpose pins.
When this bit is set, data can be written directly to the interface registers (2048 to 2055) from the control port.
In that state, the interface registers are not written from the SigmaDSP program.
Setting this bit to 1 initiates a safeload transfer to the parameter RAM. This bit is automatically cleared when
the operation is complete. There are five safeload register pairs (address/data); only those registers that have
been written since the last safeload event are transferred to the parameter RAM.
This bit mutes the output of the ADCs. The bit defaults to 0 and is active low; therefore, it must be set to 1 to
transmit audio signals from the ADCs.
This bit mutes the output of the DACs. The bit defaults to 0 and is active low; therefore, it must be set to 1 to
transmit audio signals from the DACs.
This bit defaults to 0 and is active low. It must be set to 1 for a signal to pass through the SigmaDSP core.
These bits set the number of DSP instructions for every sample and the sample rate at which the ADAU1702
operates. At the default setting of 1×, there are 512 instructions per audio sample. This setting should be used
with sample rates such as 48 kHz and 44.1 kHz.
At the 2× setting, the number of instructions per frame is halved to 256 and the ADCs and DACs nominally run
at a 96 kHz sample rate.
At the 4× setting, there are 128 instructions per cycle and the converters run at a 192 kHz sample rate.
SR [1:0]
00
01
10
11
D11
RSVD
Setting
1× (512 instructions)
2× (256 instructions)
4× (128 instructions)
Reserved
D10
RSVD
Time (ms)
20
40
10
5
D9
RSVD
D8
AACW
Rev. 0 | Page 38 of 52
D7
GPCW
D6
IFCW
D5
IST
D4
ADM
D3
DAM
D2
CR
D1
SR1
D0
SR0
Default
0x0000