EVAL-ADN2805EBZ AD [Analog Devices], EVAL-ADN2805EBZ Datasheet
EVAL-ADN2805EBZ
Related parts for EVAL-ADN2805EBZ
EVAL-ADN2805EBZ Summary of contents
Page 1
FEATURES Locks to 1.25 Gbps NRZ serial data input Patented clock recovery architecture No reference clock required Loss-of-lock indicator interface to access optional features Single-supply operation: 3.3 V Low power: 390 mW typical 5 mm × 5 ...
Page 2
ADN2805 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Jitter Specifications ....................................................................... 3 Output and Timing Specifications ............................................. 4 Absolute Maximum Ratings ............................................................ ...
Page 3
SPECIFICATIONS VCC = VEE = MIN MAX MIN MAX unless otherwise noted. Table 1. Parameter QUANTIZER—DC CHARACTERISTICS Input Voltage Range Peak-to-Peak Differential Input Input Common-Mode Level ...
Page 4
ADN2805 OUTPUT AND TIMING SPECIFICATIONS Table 3. Parameter LVDS OUTPUT CHARACTERISTICS CLKOUTP/CLKOUTN, DATAOUTP/DATAOUTN Differential Output Swing Output Offset Voltage Output Impedance LVDS Outputs Timing Rise Time Fall Time Setup Time Hold Time 2 I C® INTERFACE DC CHARACTERISTICS Input High ...
Page 5
Timing Characteristics CLKOUTP DATAOUTP/ DATAOUTN Figure 2. Output Timing DIFFERENTIAL CLKOUTP/N, DATAOUTP Figure 3. Differential Output Specifications 5mA R LOAD 100Ω 100Ω 5mA SIMPLIFIED LVDS OUTPUT STAGE Figure 4. ...
Page 6
ADN2805 ABSOLUTE MAXIMUM RATINGS VCC = MIN MAX MIN MAX 0.47 μF, SLICEP = SLICEN = VEE, unless otherwise noted. Table 4. Parameter Supply Voltage (VCC) Minimum Input Voltage (All ...
Page 7
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 6. Pin Function Descriptions Pin No. Mnemonic 1 TEST1 2 VCC 3 VREF 4 NIN 5 PIN VEE 10 REFCLKP 11 REFCLKN 12 VCC 13 VEE 14 CF2 ...
Page 8
ADN2805 INTERFACE TIMING AND INTERNAL REGISTER DESCRIPTION S SLAVE ADDR, LSB = 0 (WR) A(S) S SLAVE ADDR, LSB = 0 (WR START BIT A(S) = ACKNOWLEDGE BY SLAVE START BIT SLAVE ADDRESS SDA A6 ...
Page 9
Table 7. Internal Register Map Reg. Name R/W Address D7 FREQ0 R 0x0 MSB FREQ1 R 0x1 MSB FREQ2 R 0x2 0 RATE R 0x3 COARSE_RD[8] MSB MISC R 0x4 X CTRLA W 0x8 f REF CTRLB W ...
Page 10
ADN2805 THEORY OF OPERATION The ADN2805 is a delay- and phase-locked loop circuit for clock recovery and data retiming from an NRZ encoded data stream. The phase of the input data signal is tracked by two separate feedback loops that ...
Page 11
The gain of the loop integrator is small for high jitter frequencies; therefore, larger phase differences are needed to make the loop control voltage large enough to tune the range of the phase shifter. Large phase errors at high jitter ...
Page 12
ADN2805 FUNCTIONAL DESCRIPTION FREQUENCY ACQUISITION The ADN2805 acquires frequency from the data at 1.25 Gbps. The lock detector circuit compares the frequency of the VCO and the frequency of the incoming data. When these frequen- cies differ by more than ...
Page 13
SQUELCH MODE Two squelch modes are available with the ADN2805. The SQUELCH DATAOUT and CLKOUT mode is selected when CTRLC[ (default mode). In this mode, when the SQUELCH input, Pin 27, is driven to a TTL high state, ...
Page 14
ADN2805 APPLICATIONS INFORMATION PCB DESIGN GUIDELINES Proper RF PCB design techniques must be used for optimal performance. Power Supply Connections and Ground Planes Use of one low impedance ground plane is recommended. To reduce series inductance, solder the VEE pins ...
Page 15
Transmission Lines Use of 50 Ω transmission lines is required for all high frequency input and output signals to minimize reflections: PIN, NIN, CLKOUTP, CLKOUTN, DATAOUTP, and DATAOUTN (also REFCLKP and REFCLKN high frequency reference clock is used, ...
Page 16
... ADN2805ACPZ −40°C to +85°C 1 ADN2805ACPZ-500RL7 −40°C to +85°C 1 ADN2805ACPZ-RL7 −40°C to +85°C EVAL-ADN2805EBZ RoHS Compliant Part. 2 Purchase of licensed I C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I 2 Rights to use these components system, provided that the system conforms to the I © ...