IDT74LVCH162373APAG8 IDT, Integrated Device Technology Inc, IDT74LVCH162373APAG8 Datasheet

IC TRANSP 16BIT D LATCH 48-TSSOP

IDT74LVCH162373APAG8

Manufacturer Part Number
IDT74LVCH162373APAG8
Description
IC TRANSP 16BIT D LATCH 48-TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
74LVCHr
Datasheet

Specifications of IDT74LVCH162373APAG8

Logic Type
D-Type Transparent Latch
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
2.7 V ~ 3.6 V
Independent Circuits
2
Delay Time - Propagation
2.1ns
Current - Output High, Low
12mA, 12mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74LVCH162373APAG8
800-1678-2
INDUSTRIAL TEMPERATURE RANGE
FEATURES:
• Typical t
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
• V
• V
• CMOS power levels (0.4μ μ μ μ μ W typ. static)
• All inputs, outputs, and I/O are 5V tolerant
• Available in SSOP and TSSOP packages
DRIVE FEATURES:
• Balanced Output Drivers: ±12mA
• Low switching noise
APPLICATIONS:
• 5V and 3.3V mixed voltage systems
• Data communication and telecommunication systems
FUNCTIONAL BLOCK DIAGRAM
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
©
IDT74LVCH162373A
3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH
1
machine model (C = 200pF, R = 0)
1
1
OE
2006 Integrated Device Technology, Inc.
LE
CC
CC
D
1
= 3.3V ± 0.3V, Normal Range
= 2.7V to 3.6V, Extended Range
48
47
1
SK(o)
(Output Skew) < 250ps
TO SEVEN OTHER CHANNELS
D
C
3.3V CMOS 16-BIT
TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS, 5 VOLT
TOLERANT I/O, BUS-HOLD
2
1
Q
1
1
DESCRIPTION:
vanced dual metal CMOS technology. This high-speed, low-power latch
is ideal for temporary storage of data. The LVCH162373A can be used for
implementing memory address latches, I/O ports, and bus drivers. The
output enable and latch enable controls are organized to operate each
device as two 8-bit latches or one 16-bit latch. Flow-through organization
of signal pins simplifies layout. All inputs are designed with hysteresis for
improved noise margin.
devices. This feature allows the use of this device as a translator in a mixed
3.3V/5V supply system.
which will significantly reduce line noise when used with light loads. The
driver has been developed to drive
levels.
whenever the input goes to a high impedance. This prevents floating inputs
and eliminates the need for pull-up/down resistors.
2
2
2
OE
The LVCH162373A 16-bit transparent D-type latch is built using ad-
All pins of the LVCH162373A can be driven from either 3.3V or 5V
The LVCH162373A has series resistors in the device output structure
The LVCH162373A has “bus-hold” which retains the inputs’ last state
LE
D
1
36
24
25
TO SEVEN OTHER CHANNELS
INDUSTRIAL TEMPERATURE RANGE
IDT74LVCH162373A
C
D
±
12mA at the designated threshold
February 20, 2009
DSC-4888/4
13
2
Q
1

Related parts for IDT74LVCH162373APAG8

IDT74LVCH162373APAG8 Summary of contents

Page 1

IDT74LVCH162373A 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH FEATURES: • Typical t (Output Skew) < 250ps SK(o) • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF • 3.3V ± ...

Page 2

IDT74LVCH162373A 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH PIN CONFIGURATION GND ...

Page 3

IDT74LVCH162373A 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition –40°C to +85°C A Symbol Parameter V Input HIGH Voltage Level IH V Input LOW Voltage Level ...

Page 4

IDT74LVCH162373A 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH OUTPUT DRIVE CHARACTERISTICS Symbol Parameter V Output HIGH Voltage OH V Output LOW Voltage OL NOTE and V must be within the min. or max. range shown in the DC ELECTRICAL ...

Page 5

IDT74LVCH162373A 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS (1) (1) Symbol V = 3.3V±0. 2. LOAD V 2.7 2 1.5 1 300 300 LZ ...

Page 6

IDT74LVCH162373A 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH ORDERING INFORMATION LVC Bus-Hold Family Temp. Range CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 XX XXXX Device Type Package PV PVG PA PAG 373A 162 H ...

Related keywords