ZL50418GKC ZARLINK [Zarlink Semiconductor Inc], ZL50418GKC Datasheet - Page 148

no-image

ZL50418GKC

Manufacturer Part Number
ZL50418GKC
Description
Managed 16-Port 10/100 M + 2-Port 1 G Ethernet Switch
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
15.5.5
Typical CPU Timing Diagram for a CPU Write Cycle
P_ADDR
P_CS#
P_WE#
DATA to ZL5041x
DATA to VTX2600
Write Cycle
Write Set up Time
Write Active Time
Write Hold Time
Write Recovery time
Data Set Up time
Data Hold time
Figure 19 - Typical CPU Timing Diagram for a CPU Write Cycle
Set up time
Description
T
WS
T
DS
T
T
T
T
T
T
WS
WA
WH
WR
DS
DH
Symbol
2 SCLKs
at least
Table 17 - Write Cycle
T
Zarlink Semiconductor Inc.
ADDR0
WA
DATA 0
ZL50418
T
T
148
WH
DH
(SCLK=100 Mhz)
Min.
10
20
30
10
2
2
Hold time
Recovery Time
T
WR
Max.
T
WS
T
At least 2 SCLK
At least 3 SCLK
DS
Refer to Figure 19
2 SCLKs
at least
ADDR1
T
WA
DATA 1
T
T
WH
DH
Data Sheet

Related parts for ZL50418GKC