AX88796BLI ASIX [ASIX Electronics Corporation], AX88796BLI Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
AX88796BLI
Manufacturer Part Number
AX88796BLI
Description
Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller
Manufacturer
ASIX [ASIX Electronics Corporation]
Datasheet
1.AX88796BLI.pdf
(82 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AX88796BLI
Manufacturer:
ASIX
Quantity:
20 000
3.0 Memory and CSR Mapping
3.1 EEPROM Memory Mapping
Addr
5h
4h
3h
2h
1h
0h
EEPROM interface can access via CSR offset 14h SMI/EEPROM registers when auto load operation completed.
The content of EEPROM data will be auto-loaded to internal memory from 0000h to 001Fh and from 0400h to
040Fh automatically when hardware reset. It is similar to NE2000 PROM store Ethernet address. The real MAC
address must configured by PAR0 ~ PAR5 (CR page1 offset1 ~ offset6). The auto-loader only write to internal
SRAM not write to PAR0 ~ PAR5. An example as below, if the desired Ethernet physical address is
10-32-54-76-98-BA
It is a programmed EEPROM if auto-load value is 5AA5h from EEPROM address 0h. After hardware reset the
EEPROM loader will read first word and check pattern 5AA5h. If the first word value not equal to 5AA5h then the
EEPROM loader proclaimed that no external EEPROM or external EEPROM is a non-programmed EEPROM.
1.
2.
3.
[15:11]
[15:0]
[15:0]
[15:0]
[10:8]
[15:0]
[15:0]
[7:6]
[1:0]
Bits
[5]
[4]
[3]
[2]
EEPROM Memory Mapping
CSR Mapping
Local Memory Mapping
PHY_CONFIG
No define
D[15:8]
BAh
5Ah
00h
76h
32h
IRQ_TYPE_EEP This bit will logic OR with BTCR (15h) bit-5 and will been
NE2000_PROM When set, AX88796B internal memory map of 1Ch ~ 1Fh will
IRQ_POL_EEP This bit will logic OR with BTCR (15h) bit-4 and will been
No define
No define
No define
D[7:0]
Tab - 6 EEPROM data format example
A5h
98h
54h
10h
06h
MAC address 6
MAC address 4
MAC address 2
Always zero
Configure internal PHY in different ways, such as 10BASE_T
half-duplex mode. If EEPROM auto loader not found 5AA5h
pattern in first word then internal PHY will be not been manual
configuration. (Default is Auto-negotiation enable with all
capabilities)
Always zero
clear when host write BTCR. (Offset 15h)
clear when host write BTCR. (Offset 15h)
Always zero
be configured to 57h. An ASCII code “W”. Otherwise
configured to 42h. An ASCII code “B”.
Always zero
Indicates the total of word counts for auto loading
Programmed pattern
[10:8]
9
000
001
010
011
100
101
110
111
Auto-negotiation enable with all capabilities
Auto-negotiation with 100BASE-TX FDX / HDX
ability
Auto-negotiation with 10BASE-T FDX / HDX
ability
Reserved
Manual selection of 100BASE-TX FDX
Manual selection of 100BASE-TX HDX
Manual selection of 10BASE-T FDX
Manual selection of 10BASE-T HDX
AX88796BLF / AX88796BLI
th
th
nd
, 5
, 3
, 1
ASIX ELECTRONICS CORPORATION
th
rd
st
(multicast bit is 1
Description
Function
st
of bit_0)