LCMXO1200E-4TN144I Lattice, LCMXO1200E-4TN144I Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO1200E-4TN144I
Manufacturer Part Number
LCMXO1200E-4TN144I
Description
CPLD - Complex Programmable Logic Devices 1200 LUTs 113 IO 1.2 V -4 Spd I
Manufacturer
Lattice
Datasheet
1.LCMXO1200C-5TN100C.pdf
(96 pages)
Specifications of LCMXO1200E-4TN144I
Rohs
yes
Memory Type
SRAM
Number Of Macrocells
600
Maximum Operating Frequency
550 MHz
Delay Time
4.4 ns
Number Of Programmable I/os
113
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Package / Case
TQFP-144
Mounting Style
SMD/SMT
Factory Pack Quantity
300
Supply Current
18 mA
Supply Voltage - Max
1.26 V
Supply Voltage - Min
1.14 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO1200E-4TN144I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Table 2-8. I/O Support Device by Device
Table 2-9. Supported Input Standards
Number of I/O Banks
Type of Input Buffers
Types of Output Buffers
Differential Output
Emulation Capability
PCI Support
Single Ended Interfaces
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
PCI
Differential Interfaces
BLVDS
1. Top Banks of MachXO1200 and MachXO2280 devices only.
2. MachXO1200 and MachXO2280 devices only.
2
Single-ended
(all I/O Banks)
Single-ended buffers
with complementary
outputs (all I/O Banks)
All I/O Banks
No
1
2
MachXO256
, LVDS
Input Standard
2
, LVPECL
2
, RSDS
4
Single-ended
(all I/O Banks)
Single-ended buffers
with complementary
outputs (all I/O Banks)
All I/O Banks
No
MachXO640
2
2-17
3.3V
Yes
Yes
Yes
Yes
Yes
Yes
2.5V
Yes
Yes
Yes
Yes
Yes
VCCIO (Typ.)
8
Single-ended
(all I/O Banks)
Differential Receivers
(all I/O Banks)
Single-ended buffers
with complementary
outputs (all I/O Banks)
Differential buffers with
true LVDS outputs (50%
on left and right side)
All I/O Banks
Top side only
1.8V
Yes
Yes
Yes
Yes
Yes
Yes
MachXO1200
MachXO Family Data Sheet
1.5V
Yes
Yes
Yes
Yes
Yes
Yes
1.2V
Yes
Yes
Yes
Yes
Yes
8
Single-ended
(all I/O Banks)
Differential Receivers
(all I/O Banks)
Single-ended buffers
with complementary
outputs (all I/O Banks)
Differential buffers with
true LVDS outputs (50%
on left and right side)
Top side only
All I/O Banks
MachXO2280
Architecture