M95256-DFDW6TP STMicroelectronics, M95256-DFDW6TP Datasheet - Page 49
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
M95256-DFDW6TP
Manufacturer Part Number
M95256-DFDW6TP
Description
EEPROM 256-Kbit serial SPI bus EEPROM
Manufacturer
STMicroelectronics
Datasheet
1.M95256-DFDW6TP.pdf
(53 pages)
Specifications of M95256-DFDW6TP
Rohs
yes
Memory Size
256 Kbit
Organization
32768 x 8 bit
Data Retention
200 yr
Maximum Clock Frequency
20 MHz
Maximum Operating Current
5 mA
Operating Supply Voltage
1.7 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
TSSOP-8
Interface Type
SPI
Minimum Operating Temperature
- 40 C
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.7 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
M95256-W M95256-R M95256-DR M95256-DF
Table 27.
27-Mar-2008
13-Apr-2006
15-Oct-2007
15-Jul-2008
Date
Document revision history (continued)
Revision
6
7
8
9
M95128 part numbers removed from document. PDIP8 package removed.
Delivery state
Section 3.8: Operating supply voltage (VCC)
removed below
Power up state removed below
Figure 18: SPI modes supported
Note 1 added to
I
Table 15
Table
Table 17: AC Characteristics (M95256, Device Grade 6)
t
Figure 21: Hold timing
information
Note 1 removed from
R device grade
T
Order of sections modified.
M95256 with device grade 6 temperature range removed.
Section 3.7: VSS ground
(VCC)
Section 5.4: Write Status Register
Memory Array (READ)
Note 2 below
removed, replaced by explanatory paragraph.
T
Test conditions modified for I
Table 17: AC characteristics (M95256, device grade
t
characteristics (M95256-DR, M95256-R device grade
Blank option removed below Plating technology, process A modified and
process V removed in
Table 26: Available M95256x products (package, voltage range,
temperature grade)
SO8N and SO8W package specifications updated (see
Package mechanical
from mm and rounded to 3 decimal digits.
Section 3.8: Operating supply voltage (VCC)
changes. Frequency corrected
V
DR, device grade
AB Process added to
WLCSP package added (see
marking side, with balls on the underside)
mechanical
CC1
CHHL
W
A
LEAD
IL
modified and “preliminary data” note removed in
added to
and V
specified over the whole V
Doc ID 12276 Rev 19
14.
and t
added to
modified. Small text changes.
and
IH
CHHH
scheme.
modified in
data).
Table 7: Absolute maximum
Table
Figure 17: Bus master and memory devices on the SPI bus
paragraph added.
6).
Section 4: Operating
Table 7: Absolute maximum
Table
replaced by t
6).
16. I
added.
Note 1
data). Package mechanical data: inches calculated
Table 20: AC characteristics (M95256-DR, M95256-
Table 25: Ordering information
Table 25: Ordering information
8.
modified.
and
Table 16: DC characteristics (M95256-R, M95256-
CC
added,
specified over the whole V
Section 6: Delivery state
added to
CC0
Figure 3: WLCSP connections (top view,
CLHL
on page
CC
Section 6: Delivery
Changes
Process
and I
Section 3.8: Operating supply voltage
modified and
range and I
(WRSR),
and t
features.
Table
CC1
1.
CLHH
ratings.
added to
, and V
and
25.
Section 5.5: Read from
ratings.
added and information
modified. Small text
, respectively.
CC0
Section 10: Package
Note 2
IH
added in
state.
Table 25: Ordering
min modified in
Table 20: AC
3).
updated.
scheme.
CC
scheme.
6).
added.
Revision history
Section 10:
added.
range in
Table
14,
49/53