M95320-DRMC6TG STMicroelectronics, M95320-DRMC6TG Datasheet - Page 25

no-image

M95320-DRMC6TG

Manufacturer Part Number
M95320-DRMC6TG
Description
EEPROM 32Kb SPI bus EEPROM 20 MHz 4kB
Manufacturer
STMicroelectronics
Datasheet

Specifications of M95320-DRMC6TG

Rohs
yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M95320-DRMC6TG
Manufacturer:
ST
0
M95320-W M95320-R M95320-DF
6.6.1
Cycling with Error Correction Code (ECC)
M95320-D devices offer an Error Correction Code (ECC) logic. The ECC is an internal logic
function which is transparent for the SPI communication protocol.
The ECC logic is implemented on each group of four EEPROM bytes
single bit out of the four bytes happens to be erroneous during a Read operation, the ECC
detects this bit and replaces it with the correct value. The read reliability is therefore much
improved.
Even if the ECC function is performed on groups of four bytes, a single byte can be
written/cycled independently. In this case, the ECC function also writes/cycles the three
other bytes located in the same group
defined at group level and the cycling can be distributed over the four bytes of the group: the
sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain
below the maximum value defined in
c. A group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.
Doc ID 5711 Rev 15
Table
(c)
. As a consequence, the maximum cycling budget is
14.
(c)
. Inside a group, if a
Instructions
25/46

Related parts for M95320-DRMC6TG