1894KI-32LFT IDT, 1894KI-32LFT Datasheet
1894KI-32LFT
Specifications of 1894KI-32LFT
Related parts for 1894KI-32LFT
1894KI-32LFT Summary of contents
Page 1
... For full/half duplex RMII only interface support, please refer to ICS1894-33 datasheet. * For full/half duplex MII only interface support, please refer to ICS1894-34 datasheet. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Features • Supports category 5 cables and above with attenuation in excess of 24dB at 100 MHz. ...
Page 2
... TP_AP TP_AN VSS NLG32 With Ground VDD Connecting to Thermal Pad TP_BN TP_BP VDD TCSR 9 32-pin 5mm x 5mm QFN IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 100Base-T PCS PMA TP_PMD • Framer • Clock Recovery • Parallel to Serial • Link Monitor • ...
Page 3
... REFOUT Output 25 MHz crystal output, floating in RMII mode 30 REFIN Input IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 1 Twisted pair port A (for either transmit or receive) positive signal Twisted pair port A (for either transmit or receive) negative signal 3.3V Power Supply Twisted pair port B (for either transmit or receive) negative signal Twisted pair port B (for either transmit or receive) positive signal 3 ...
Page 4
... RMII Tx Mode: The TXD[1:0] bits are synchronous with REFIN. For each clock period in which TX_EN is asserted, two bits of data are received by the PHY from the MAC. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 1 PHY address Bit 0 as input (during power on reset/hardware reset) and LED # 0 (function configurable, default is " ...
Page 5
... Interface. The ICS1894-32 implements the OSI model’s physical layer, consisting of the following, as defined by the ISO/IEC 8802-3 standard: IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE AMDIX enable 0 = AMDIX disable The PHY address is set by P[3:0] at power-on reset. P0 and P1 must have external pull-up or pull-down to set address at start up ...
Page 6
... When receiving data from the medium (such as a twisted-pair cable), the ICS1894-32 uses the preamble to synchronize its receive clock. When the ICS1894-32 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE receive clock establishes lock, it presents the preamble nibbles to the MAC Interface. ...
Page 7
... A 25MHz crystal connected to REFIN, REFOUT (pins 30, 29 external 25MHz clock source (oscillator) connected to REFIN IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE • An internal addressable set of thirty-one 8-bit MDIO registers. Register [0:6] are required, and their functions are defined by the IEEE 802.3u Specification. The additional registers are provided for expanded functionality ...
Page 8
... TXD[3:0] while TXEN is de-asserted are ignored by the PHY. Receive Clock (RXCLK) RXCLK provides the timing reference for RXDV, RXD[3:0], and RXER. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Direction (with respect to MAC) Input Transmit Clock (2.5MHz for 10Mbps; 25MHz for 100Mbps) ...
Page 9
... Provides independent 2-bit wide (di-bit) transmit and receive data paths. • Contains two distinct groups of signals: one for transmission and the other for reception. In RMII mode MHz reference clock is connected to REFIN(pin 30). IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 9 ICS1894-32 PHYCEIVER REV M 021512 ...
Page 10
... That is, in 10BASE-T mode, when squelch is passed or in 100BASE-X mode when 2 non-contiguous zeroes in 10 bits are detected carrier is said to be detected. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Direction (with respect to MAC) Input or Output ...
Page 11
... Definitions: straight transmit = TP_AP & TP_AN receive = TP_BP & TP_BN IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE cross AMDIX_EN (Pin 14) AMDIX enable pin with 20 kOhm pull-up resistor AMDIX_EN [19:9] MDIO register 19h bit 9 MDI_MODE [19:8] MDIO register 19h bit 8 Tx/Rx MDI ...
Page 12
... ISO/IEEE 8802-3 standard, specifically clauses 22.2.2.1 and 24.2.3.4. The ICS1894-32 supports two clock source configurations: a CMOS oscillator or a CMOS driver. The input to REFIN is CMOS (10% to 90% VDD), not TTL. Alternately, a 25MHz crystal may be used. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE TPLL TX_STRUCTURE RX and OUT ...
Page 13
... NC 33 Ohm (optional) CMOS 50.000 MHz NOTE crystal load capacitors were required to bring the ppm for the 25 MHz crystal to within ±50 ppm on the IDT 1894 PHY evaluation board. The crystal 30 used had a recommended load capacitance REFIN (optional) ...
Page 14
... PHY status by providing signals that are intended for driving LEDs. Configuration is set by Bank0 Register 20. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Once the exact value of load capacitance is established it will be the same for all boards using the same specification crystal ...
Page 15
... LED1 10KΩ 1KΩ The above circuit decodes the PHY address = 1 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE resistors to provide a designated status indicator as described in the Pins for Monitoring the Data Link table. Use 1KΩ resistors. Caution: Pins listed in the Pins for Monitoring the Data Link table must not float ...
Page 16
... IEEE reserved 0.3 IEEE reserved 0.2 IEEE reserved 0.1 IEEE reserved 0.0 IEEE reserved IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Register Name When Bit = 0 When Bit = 1 No effect Reset mode Disable Loopback mode Enable Loopback mode 10 Mbps operation 100 Mbps operation Disable Auto-Negotiation Enable Auto-Negotiation ...
Page 17
... OUI bit 2.7 OUI bit 2.6 OUI bit 2.5 OUI bit 2.4 OUI bit IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Always 0. (Not N/A supported.) Mode not supported Mode supported — Mode not supported Mode supported — ...
Page 18
... Revision Number bit 2 3.1 Revision Number bit 1 3.0 Revision Number bit 0 Auto-Negotiation Advertisement Register 4 - 4.15 Next Page 4.14 IEEE reserved 4.13 Remote fault 4.12 IEEE reserved 4.11 IEEE reserved 4.10 IEEE reserved 4.9 100Base-T4 4.8 100Base-TX, full duplex IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A ...
Page 19
... Selector Field bit S4 5.3 Selector Field bit S3 5.2 Selector Field bit S2 5.1 Selector Field bit S1 5.0 Selector Field bit S0 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 — Do not advertise ability Advertise ability — IEEE 802.3-specified N/A default IEEE 802.3-specified ...
Page 20
... Message Page 7.12 Acknowledge 2 7.11 Toggle 7.10 Message code field /Unformatted code field 7.9 Message code field /Unformatted code field 7.8 Message code field /Unformatted code field IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Always 0 N/A Always 0 N/A Always 0 N/A Always 0 N/A Always 0 N/A Always 0 ...
Page 21
... Message code field /Unformatted code field 8.4 Message code field /Unformatted code field IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Bit value depends on the Bit value depends on the particular message particular message Bit value depends on the ...
Page 22
... Duplex 17.13 Auto-Negotiation Progress Monitor Bit 2 17.12 Auto-Negotiation Progress Monitor Bit 1 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Bit value depends on the Bit value depends on the particular message particular message Bit value depends on the Bit value depends on the ...
Page 23
... Auto polarity inhibit 18.2 SQE test inhibit 18.1 Link Loss inhibit 18.0 Squelch inhibit IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Reference Decode Table Reference Decode Table Valid signal Signal lost PLL locked PLL failed to lock Normal Carrier or Idle ...
Page 24
... Extended Control Register Register 20.15 Str_enhance 20.14 ICS reserved 20.13 ICS reserved 20.12 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Node mode Repeater mode (mode not supported) Use bit00.13 to select Use real time input pin 22 speed only to select speed ...
Page 25
... Interrupt flag auto clear enable 22.11 Interrupt flag re-setup enable 22.10 Interrupt Enable 22.9 Interrupt Enable 22.8 Interrupt Enable IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Reserved Reserved Reserved Reserved 000 = Link Integrity 001 = activity/no activity 010 = Transmit Data 011 = Receive Data ...
Page 26
... Extended Control Register Register 24.15:12 FIFO Half 24.11:9 Reserved 24.8 Deep Power down enable IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Disable Jabber Interrupt Enable Jabber Interrupt Disable Receive Error Enable Receive Error Interrupt Interrupt Disable Page Received ...
Page 27
... RX 100 DPD Enable 24.5 Admix_TX DPD Enable 24.4 Cdr100_cdr DPD Enable don't power down in DPD 24.3:0 Reserved IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 Don't power down Controlled auto power 10/100 PLL in DPD down10/100 PLL in DPD mode mode ...
Page 28
... Isolate bit 0.10 is logic zero. † As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value to all Reserved bits. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE When Bit = 0 When Bit = 1 ...
Page 29
... Stresses above the ratings listed below can cause permanent damage to the ICS1894-32. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. ...
Page 30
... The 18.2K resistor provides negative feedback to compensate for VDD changes. Reducing the value of this resistor will lower the 100baseT amplitude. Reducing the value of the resistor to ground on the other hand will increase the output signal amplitude. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Minimum Typical – ...
Page 31
... Power Down (Reg0: Deep Power Down Current Consumption Table Register 24:8 Register 24:7 TPLL_100 DPD Enable Register 24:6 RX_100 DPD Enable Register 24:5 Admix_TX DPD Enable Register 24:4 CDR100_cdr DPD Enable Current (mA) (typical) IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE VDDIO (V) VDD and VDDD (V) 3.3 3.3 1.8 3.3 3.3 3.3 3.3 3.3 3.3 3 ...
Page 32
... Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage For 1.8 V Signals Parameter Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Symbol Conditions Min. Max. Units V 2 – IL ...
Page 33
... Diagram figure shows the timing diagram for the time periods. Time Parameter Period t1 REFIN Duty Cycle (MII) t2 REFIN Period (MII) t1 REFIN Duty Cycle (RMII) t2 REFIN Period (RMII) REFIN Timing Diagram REFIN IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Symbol Min. Max. V 2.97 – – 0.33 IL Conditions Min. ...
Page 34
... Period t1 RXCLK Duty Cycle t2a RXCLK Period t2b RXCLK Period Receive Clock Timing Diagram t1 RXCLK IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Conditions – 100M MII (100Base-TX) 10M MII (10Base-T) t1 t2x Conditions – 100M MII (100Base-TX) 10M MII (10Base-T) t2 Min ...
Page 35
... The 10M MII Synchronous Transmit Timing Diagram figure shows the timing diagram for the time periods. Time Period t1 TXD[3:0], TXEN, TXER Setup to TXCLK Rise t2 TXD[3:0], TXEN, TXER Hold after TXCLK Rise IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Parameter Conditions t1 t2 Parameter Conditions Min ...
Page 36
... Period t1 RXD[3:0], RXDV, and RXER Setup to RXCLK Rise t2 RXD[3:0], RXDV, and RXER Hold after RXCLK Rise MII Interface: Synchronous Receive Timing RXCLK RXD[3:0] RXDV RXER IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE t1 t2 Parameter PHYCEIVER Min. Typ. Max. Units 10.0 – ...
Page 37
... MDC Rise Time to MDIO Valid t5 MDIO Setup Time to MDC t6 MDIO Hold Time after MDC MII Management Interface Timing Diagram MDC t1 MDIO (Output) MDC MDIO (Input) IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Parameter Conditions Min. Typ. Max. Units – 160 – ...
Page 38
... Period t1 First Bit of /5/ on TP_RX to /5/D/ on RXD 10M MII Receive Latency Timing Diagram † TP_RX RXCLK RXD 5 † Manchester encoding is not shown. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Parameter Conditions Min. Typ. Max 10M MII – 6 ...
Page 39
... Period t1 TXD Sampled to MDI Output of First Bit 10M MII Transmit Latency Timing Diagram TXEN TXCLK TXD † TP_TX † Manchester encoding is not shown. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Parameter Conditions Min. Typ. Max. 10M MII – 1.2 2 ...
Page 40
... The IEEE maximum is 18 bit times. MII/100M Stream Interface Transmit Latency Timing Diagram TXEN TXCLK TXD Preamble /J/ † TP_TX † Shown unscrambled. IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Conditions MII mode Preamble /K/ t1 Min. Typ. Max. – 2 ...
Page 41
... Time Period t1 TXEN Asserted to CRS Assert t2 TXEN De-Asserted to CRS De-Asserted 10M MII Carrier Assertion/De-Assertion Timing Diagram (Half-Duplex Transmission Only) TXEN TXCLK CRS t1 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Parameter Conditions t2 Min. Typ. Max. 0 – ...
Page 42
... VDD • TXCLK The Power-On Reset Timing Diagram shows the timing diagram for the time periods. Time Period VDD ≥ 2 Reset Complete t1 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Conditions 100M MII t1 Parameter Conditions Min. Typ. Max. – ...
Page 43
... ICS1894-32 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Power-On Reset Timing Diagram 2.7 V VDD TXCLK Valid IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE t1 43 PHYCEIVER ICS1894-32 REV M 021512 ...
Page 44
... Minimum RESETn Pulse Width t3 RESETn Released to TXCLK Valid Hardware Reset and Power-Down Timing Diagram REFIN RESETn TXCLK Valid Power Consumption (AC only) IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Parameter t1 t2 Conditions Min. Typ. Max – – 60 – 200 – ...
Page 45
... Time Period t1 Normal Link Pulse Width t2 Normal Link Pulse to Normal Link Pulse Period 10Base-T Normal Link Pulse Timing Diagram TP_TXP t1 IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Parameter Conditions t2 Min. Typ. Max. Units 10Base-T – 100 – 10Base-T ...
Page 46
... Number of Clock/Data Pulses in a Burst Auto-Negotiation Fast Link Pulse Timing Diagram Clock Pulse Differential Twisted Pair t1 Transmit Signal FLP Burst Differential Twisted Pair Transmit Signal IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Parameter Data Pulse Conditions Min. Typ. Max. ...
Page 47
... IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Description Min. t CYC t1 t2 ICS 1894KI32L YYWW ORIGIN ###### Typ. Max. Units – ...
Page 48
... Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied ...
Page 49
... M K. Beckmeyer 02/15/12 Add two footnotes on front page for clarification to "10M or 100M full duplex modes" IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE Description of Change change; removed digrams relating to half duplex mode; added I-temp part ordering and marking diagram. Capacitance” specs from the 25 MHz and 50 MHz Oscillator Spec tables; corrected minor typos throughout doc ...
Page 50
... Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners ...