IDT74ALVCH32501BF IDT, Integrated Device Technology Inc, IDT74ALVCH32501BF Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT74ALVCH32501BF
Manufacturer Part Number
IDT74ALVCH32501BF
Description
IC UNIV BUS TXRX 26BIT 114LFBGA
Manufacturer
IDT, Integrated Device Technology Inc
Series
74ALVCHr
Datasheet
1.IDT74ALVCH32501BF8.pdf
(8 pages)
Specifications of IDT74ALVCH32501BF
Logic Type
Universal Bus Transceiver, CMOS
Number Of Circuits
36-Bit
Current - Output High, Low
24mA, 24mA
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
114-LFBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
74ALVCH32501BF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT74ALVCH32501BFG
Manufacturer:
CYPRESS
Quantity:
745
TEST CIRCUITS AND WAVEFORMS
TEST CONDITIONS
NOTES:
1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t
SWITCH POSITION
NOTES:
1.
2.
DEFINITIONS:
C
R
IDT74ALVCH32501
3.3V CMOS 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
Pulse
Generator
L
T
Symbol
V
= Termination resistance: should be equal to Z
= Load capacitance: includes jig and probe capacitance.
V
For t
V
For t
LOAD
V
V
C
HZ
LZ
IH
T
L
OUTPUT 2
OUTPUT 1
(1, 2)
SK
SK
(b) OUTPUT1 and OUTPUT2 are in the same bank.
(o) OUTPUT1 and OUTPUT2 are any two outputs.
All Other Tests
Disable High
Disable Low
Enable High
INPUT
Enable Low
Open Drain
V
CC
Test
(1)
V
= 3.3V±0.3V V
IN
300
300
2.7
1.5
50
6
Test Circuit for All Outputs
t
SK
(x)
Output Skew - t
R
T
D.U.T.
= t
V
t
PLH1
CC
PLH2
CC
t
PLH2
(1)
300
300
2.7
1.5
50
6
= 2.7V
t
-
V
SK
t
OUT
PLH1
(x)
OUT
SK
F
F
(
or
≤ 2ns; t
X
≤ 2.5ns; t
V
t
C
of the Pulse Generator.
PHL1
)
CC
t
L
PHL2
t
PHL2
(2)
2 x Vcc
Switch
Vcc / 2
= 2.5V±0.2V
V
GND
Open
R
Vcc
150
150
LOAD
t
30
500Ω
SK
-
500Ω
R
≤ 2ns.
ALVC Link
t
PHL1
≤ 2.5ns.
(x)
ALVC Link
V
V
0V
V
V
V
V
V
V
IH
T
OH
T
OL
OH
T
OL
Open
GND
V
Unit
LOAD
mV
mV
pF
V
V
V
7
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
ASYNCHRONOUS
SYNCHRONOUS
INPUT TRANSITION
INPUT TRANSITION
OPPOSITE PHASE
NORMALLY
NORMALLY
CONTROL
HIGH-LOW-HIGH
CONTROL
CONTROL
OUTPUT
LOW-HIGH-LOW
OUTPUT
SAME PHASE
TIMING
INPUT
INPUT
INPUT
HIGH
DATA
LOW
OUTPUT
Set-up, Hold, and Release Times
PULSE
PULSE
Enable and Disable Times
CLOSED
SWITCH
SWITCH
ENABLE
Propagation Delay
OPEN
t
t
PZL
PZH
Pulse Width
INDUSTRIAL TEMPERATURE RANGE
t
t
PLH
PLH
V
t
V
V
0V
SU
t
T
SU
T
LOAD/2
t
W
t
t
PHZ
REM
t
DISABLE
H
t
t
PHL
PHL
t
H
t
PLZ
ALVC Link
ALVC Link
ALVC Link
V
V
ALVC Link
T
T
V
V
0V
V
V
V
V
V
0V
V
V
0V
V
V
V
V
V
0V
IH
T
LOAD/2
LZ
OL
OH
HZ
IH
T
OH
T
OL
IH
T
V
V
0V
V
V
0V
V
V
0V
V
V
0V
IH
T
IH
T
IH
T
IH
T