XRT83SL216ES Exar, XRT83SL216ES Datasheet - Page 25

no-image

XRT83SL216ES

Manufacturer Part Number
XRT83SL216ES
Description
Peripheral Drivers & Components - PCIs 16 CH E1 LIU SH
Manufacturer
Exar
Datasheet

Specifications of XRT83SL216ES

Product Category
Peripheral Drivers & Components - PCIs
Rohs
yes
REV. 1.0.0
With digital loopback activated, the transmit input data at TCLK/TPOS/TNEG is looped back to the receive
output data at RCLK/RPOS/RNEG. The receive input data at RTIP/RRING is ignored while valid transmit
output data continues to be sent to the line. A simplified block diagram of digital loopback is shown in
Figure
F
ITU-T G.703 specifies that the E1 line signal can be transmitted over coaxial cable and terminated with 75
transmitted over twisted-pair and terminated with 120
In both applications (e.g., 75
ner as depicted in
F
3.2
3.1.3
IGURE
IGURE
R Load
75 Ω
Source
Signal
75 Ω
17.
17. S
18. I
Interfacing the Transmit Section of the XRT83L216 to the Line
Digital Loopback
NTERFACING THE
IMPLIFIED
75 Ω Coax
75 Ω Coax
TNEG
RPOS
RNEG
TPOS
RCLK
Figure 18
TCLK
B
LOCK
and
XRT83L216
D
or 120
IAGRAM OF
Encoder
Decoder
Figure
2 : 1
2 :1
, the user is advised to interface the Transmitter to the Line, in the man-
19, respectively.
TO THE LINE FOR
D
IGITAL
JA
JA
9.1 Ω
9.1 Ω
16-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
L
18.7 Ω
OOPBACK
23
.
Recovery
Data and
Control
Timing
Clock
75Ω A
RRING
TRING
RTIP
TTIP
Rx Input
Tx Output
TAOS
PPLICATIONS
Tx
Rx
RPOS/RData
TNEG/CODE
(1 C
TPOS/TData
RNEG/LCV
HANNEL SHOWN
RVDD
AVDD
AGND
TGND
TVDD
RClk
TClk
TRING
RRING
TTIP
RTIP
0.1 µF
XRT83SL216
0.1 µF
)
10µF
Ferrite
0.1 µF
Bead
+3.3 V
or

Related parts for XRT83SL216ES