MCIMX6S4AVM08ABR Freescale Semiconductor, MCIMX6S4AVM08ABR Datasheet - Page 120

no-image

MCIMX6S4AVM08ABR

Manufacturer Part Number
MCIMX6S4AVM08ABR
Description
Processors - Application Specialized i.MX6 Solo rev 1.1
Manufacturer
Freescale Semiconductor
Type
Multimedia Applicationsr
Datasheet

Specifications of MCIMX6S4AVM08ABR

Rohs
yes
Core
ARM Cortex A9
Processor Series
i.MX6
Data Bus Width
32 bit
Maximum Clock Frequency
800 MHz
Data Ram Size
16 KB
Operating Supply Voltage
1.175 V to 1.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
MAPBGA-624
Interface Type
Parallel
Memory Type
L1/L2 Cache, ROM, SRAM
Minimum Operating Temperature
- 40 C
Number Of Timers
2
Electrical Characteristics
4.11.13.4 Synchronized Data Flow Transmission with Wake
4.11.13.5 Stream Transmission Mode Frame Transfer
4.11.13.6 Frame Transmission Mode (Synchronized Data Flow)
120
RX state
TX state
READY
WAKE
DATA
READY
READY
FLAG
DATA
DATA
FLAG
start bit
FLAG
Frame
A: Sleep state(non-operational)
Figure 83. Frame Transmission Mode Transfer of Two Frames (Synchronized Data Flow)
Figure 82. Stream Transmission Mode Frame Transfer (Synchronized Data Flow)
i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors, Rev. 1
Description
A
Channel
bits
A
B
Description
Channel
Figure 81. Synchronized Data Flow Transmission with WAKE
Complete N-bits Frame
Complete N-bits Frame
bits
B
1. Transmitter has
data to transmit
2. Receiver in active
start state
B: Wake-up state
PHY Frame
3. First bit
received
C: Active state (full operational)
C
C
frame stored
4. Received
PHY Frame
Complete N-bits Frame
Complete N-bits Frame
D: Disable State(No communication ability)
5. Transmitter
has no more
transmit
data to
can no longer
Freescale Semiconductor
receive date
6. Receiver
D
D
A
A

Related parts for MCIMX6S4AVM08ABR