S9S08DZ60F2MLF Freescale Semiconductor, S9S08DZ60F2MLF Datasheet - Page 109

no-image

S9S08DZ60F2MLF

Manufacturer Part Number
S9S08DZ60F2MLF
Description
8-bit Microcontrollers - MCU M74K MASK ONLY-AUTO
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S08DZ60F2MLF

Rohs
yes
Core
HCS08
Data Bus Width
8 bit
Maximum Clock Frequency
40 MHz
Program Memory Size
60 KB
Data Ram Size
4 K
On-chip Adc
Yes
Operating Supply Voltage
2.7 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT
Processor Series
MC9S08DZ60

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S08DZ60F2MLF
Manufacturer:
FREESCALE
Quantity:
4 673
Part Number:
S9S08DZ60F2MLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S08DZ60F2MLF
Manufacturer:
FREESCALE
Quantity:
4 673
Part Number:
S9S08DZ60F2MLF
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S9S08DZ60F2MLFR
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
S9S08DZ60F2MLFR
0
6.5.6.3
6.5.6.4
Note: Slew rate reset default values may differ between engineering samples and final production parts. Always initialize slew
Freescale Semiconductor
PTFPE[7:0]
PTFSE[7:0]
Reset:
Reset:
Field
Field
7:0
7:0
rate control to the desired value to ensure correct operation.
W
W
R
R
PTFPE7
PTFSE7
Internal Pull Enable for Port F Bits — Each of these control bits determines if the internal pull-up device is
enabled for the associated PTF pin. For port F pins that are configured as outputs, these bits have no effect and
the internal pull devices are disabled.
0 Internal pull-up device disabled for port F bit n.
1 Internal pull-up device enabled for port F bit n.
Output Slew Rate Enable for Port F Bits — Each of these control bits determines if the output slew rate control
is enabled for the associated PTF pin. For port F pins that are configured as inputs, these bits have no effect.
0 Output slew rate control disabled for port F bit n.
1 Output slew rate control enabled for port F bit n.
Port F Pull Enable Register (PTFPE)
0
Port F Slew Rate Enable Register (PTFSE)
0
7
7
Pull-down devices only apply when using pin interrupt functions, when
corresponding edge select and pin select functions are configured.
PTFPE6
PTFSE6
Figure 6-39. Internal Pull Enable for Port F Register (PTFPE)
Figure 6-40. Slew Rate Enable for Port F Register (PTFSE)
0
0
6
6
Table 6-37. PTFPE Register Field Descriptions
Table 6-38. PTFSE Register Field Descriptions
PTFPE5
PTFSE5
MC9S08DZ60 Series Data Sheet, Rev. 4
0
0
5
5
PTFPE4
PTFSE4
NOTE
0
0
4
4
Description
Description
PTFPE3
PTFSE3
3
0
3
0
PTFPE2
PTFSE2
Chapter 6 Parallel Input/Output Control
0
0
2
2
PTFPE1
PTFSE1
0
0
1
1
PTFPE0
PTFSE0
0
0
0
0
109

Related parts for S9S08DZ60F2MLF