S9S08DZ60F2MLF Freescale Semiconductor, S9S08DZ60F2MLF Datasheet - Page 144

no-image

S9S08DZ60F2MLF

Manufacturer Part Number
S9S08DZ60F2MLF
Description
8-bit Microcontrollers - MCU M74K MASK ONLY-AUTO
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S08DZ60F2MLF

Rohs
yes
Core
HCS08
Data Bus Width
8 bit
Maximum Clock Frequency
40 MHz
Program Memory Size
60 KB
Data Ram Size
4 K
On-chip Adc
Yes
Operating Supply Voltage
2.7 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT
Processor Series
MC9S08DZ60

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S08DZ60F2MLF
Manufacturer:
FREESCALE
Quantity:
4 673
Part Number:
S9S08DZ60F2MLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S08DZ60F2MLF
Manufacturer:
FREESCALE
Quantity:
4 673
Part Number:
S9S08DZ60F2MLF
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
S9S08DZ60F2MLFR
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
S9S08DZ60F2MLFR
0
Chapter 8 Multi-Purpose Clock Generator (S08MCGV1)
8.3.5
144
OSCINIT
FTRIM
LOLIE
Field
Field
PLLS
1
0
7
6
Reset:
W
R
MCG Control Register 3 (MCGC3)
OSC Initialization — If the external reference clock is selected by ERCLKEN or by the MCG being in FEE, FBE,
PEE, PBE, or BLPE mode, and if EREFS is set, then this bit is set after the initialization cycles of the external
oscillator clock have completed. This bit is only cleared when either EREFS is cleared or when the MCG is in
either FEI, FBI, or BLPI mode and ERCLKEN is cleared.
MCG Fine Trim — Controls the smallest adjustment of the internal reference clock frequency. Setting FTRIM
will increase the period and clearing FTRIM will decrease the period by the smallest amount possible.
If an FTRIM value stored in nonvolatile memory is to be used, it’s the user’s responsibility to copy that value from
the nonvolatile memory location to this register’s FTRIM bit.
Loss of Lock Interrupt Enable — Determines if an interrupt request is made following a loss of lock indication.
The LOLIE bit only has an effect when LOLS is set.
0 No request on loss of lock.
1 Generate an interrupt request on loss of lock.
PLL Select — Controls whether the PLL or FLL is selected. If the PLLS bit is clear, the PLL is disabled in all
modes. If the PLLS is set, the FLL is disabled in all modes.
1 PLL is selected
0 FLL is selected
Table 8-4. MCG Status and Control Register Field Descriptions (continued)
LOLIE
7
0
PLLS
Table 8-5. MCG PLL Register Field Descriptions
0
6
Figure 8-7. MCG PLL Register (MCGPLL)
MC9S08DZ60 Series Data Sheet, Rev. 4
CME
0
5
0
0
4
Description
Description
0
3
0
2
VDIV
Freescale Semiconductor
0
1
1
0

Related parts for S9S08DZ60F2MLF