MT46V128M4BN-5B:F Micron Technology Inc, MT46V128M4BN-5B:F Datasheet - Page 45
![IC DDR SDRAM 512MBIT 5NS 60FBGA](/photos/7/23/72317/mfg557-60-fbga_sml.jpg)
MT46V128M4BN-5B:F
Manufacturer Part Number
MT46V128M4BN-5B:F
Description
IC DDR SDRAM 512MBIT 5NS 60FBGA
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr
Datasheet
1.MT46V32M16P-5BF_TR.pdf
(91 pages)
Specifications of MT46V128M4BN-5B:F
Format - Memory
RAM
Memory Type
DDR SDRAM
Memory Size
512M (128Mx4)
Speed
5ns
Interface
Parallel
Voltage - Supply
2.5 V ~ 2.7 V
Operating Temperature
0°C ~ 70°C
Package / Case
60-FBGA
Organization
128Mx4
Density
512Mb
Address Bus
15b
Access Time (max)
700ps
Maximum Clock Rate
400MHz
Operating Supply Voltage (typ)
2.6V
Package Type
FBGA
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.5V
Supply Current
195mA
Pin Count
60
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT46V128M4BN-5B:F
Manufacturer:
MICRON
Quantity:
1 218
Company:
Part Number:
MT46V128M4BN-5B:F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT46V128M4BN-5B:F
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
MT46V128M4BN-5B:F TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Table 31:
PDF: 09005aef80a1d9d4/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 512Mb DDR: Rev. N; Core DDR Rev. B 2/09 EN
Current State
Any
Idle
Row activating, active,
or precharging
Read (auto precharge
disabled)
Write (auto precharge
disabled)
Read (with auto-
precharge)
Write (with auto-
precharge)
Truth Table 4 – Current State Bank n – Command to Bank m
Notes: 1–6 apply to the entire table; Notes appear on page 45
Notes:
CS#
10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto
11. Requires appropriate DM masking.
12. A WRITE command may be applied after the completion of the READ burst; otherwise, a
H
X
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle, and bursts are not in progress.
8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a
9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of
1. This table applies when CKE
valid state for precharging.
bank.
precharge enabled and READs or WRITEs with auto precharge disabled.
BURST TERMINATE must be used to end the READ burst prior to asserting a WRITE com-
mand.
after
• Refreshing: Starts with registration of an AUTO REFRESH command and ends when
• Accessing mode register: Starts with registration of an LMR command and ends when
• Precharging all: Starts with registration of a PRECHARGE ALL command and ends when
RAS# CAS#
is met. Once
t
state.
t
H
H
H
H
H
H
H
H
H
H
H
X
X
L
L
L
L
L
L
L
L
L
L
MRD has been met. Once
RP is met. Once
t
XSNR has been met (if the previous state was self refresh).
H
H
H
H
H
H
H
H
H
H
H
X
X
L
L
L
L
L
L
L
L
L
L
t
RFC is met, the DDR SDRAM will be in the all banks idle state.
WE#
X
H
X
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
t
RP is met, all banks will be in the idle state.
Command/Action
DESELECT (NOP/continue previous operation)
NO OPERATION (NOP/continue previous operation)
Any command otherwise allowed to bank m
ACTIVE (select and activate row)
READ (select column and start READ burst)
WRITE (select column and start WRITE burst)
PRECHARGE
ACTIVE (select and activate row)
READ (select column and start new READ burst)
WRITE (select column and start WRITE burst)
PRECHARGE
ACTIVE (select and activate row)
READ (select column and start READ burst)
WRITE (select column and start new WRITE burst)
PRECHARGE
ACTIVE (select and activate row)
READ (select column and start new READ burst)
WRITE (select column and start WRITE burst)
PRECHARGE
ACTIVE (select and activate row)
READ (select column and start READ burst)
WRITE (select column and start new WRITE burst)
PRECHARGE
n-1
45
t
MRD is met, the DDR SDRAM will be in the all banks idle
was HIGH and CKE
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512Mb: x4, x8, x16 DDR SDRAM
n
is HIGH (see Table 33 on page 47) and
©2000 Micron Technology, Inc. All rights reserved.
Commands
Notes
7, 9
7, 8
7, 9
7
7
7
7
7
7
7
t
RFC