IDT70V3389S5BF8 IDT, Integrated Device Technology Inc, IDT70V3389S5BF8 Datasheet

no-image

IDT70V3389S5BF8

Manufacturer Part Number
IDT70V3389S5BF8
Description
IC SRAM 1.125MBIT 5NS 208FBGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT70V3389S5BF8

Format - Memory
RAM
Memory Type
SRAM - Dual Port, Synchronous
Memory Size
1.125M (64K x 18)
Speed
5ns
Interface
Parallel
Voltage - Supply
3.15 V ~ 3.45 V
Operating Temperature
0°C ~ 70°C
Package / Case
208-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
70V3389S5BF8

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT70V3389S5BF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Features
additional logic
Functional Block Diagram
©2009 Integrated Device Technology, Inc.
R/W
CE
CE
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 4.2/5/6ns (max.)
– Industrial: 5ns (max)
Pipelined output mode
Counter enable and reset features
Dual chip enables allow for depth expansion without
Full synchronous operation on both ports
– 7.5ns cycle time, 133MHz operation (9.6 Gbps bandwidth)
– Fast 4.2ns clock to data out
– 1.8ns setup to clock and 0.7ns hold on all control, data, and
UB
OE
LB
0L
1L
L
L
L
L
address inputs @ 133MHz
CLK
I/O
L
CNTRST
CNTEN
0 L
A
- I/O
ADS
A
15L
0L
L
1 7 L
L
L
Counter/
Address
Reg.
HIGH-SPEED 3.3V 64K x 18
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
Dout0-8_L
Dout9-17_L
Din_L
ADDR_L
B
W
0
L
B
W
1
L
MEMORY
1
64K x 18
ARRAY
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus
matching compatibility
LVTTL- compatible, single 3.3V (±150mV) power supply for
core
LVTTL- compatible, selectable 3.3V (±150mV)/2.5V (±125mV)
power supply for I/Os and control signals on each port
Industrial temperature range (-40°C to +85°C) is
available for selected speeds
Available in a 128-pin Thin Quad Plastic Flatpack (TQFP),
208-pin fine pitch Ball Grid Array, and 256-pin Ball
Grid Array
Green parts available, see ordering information
Dout9-17_R
Dout0-8_R
B
W
1
R
ADDR_R
B
W
0
R
Din_R
Counter/
Address
Reg.
JANUARY 2009
IDT70V3389S
4832 tbl 01
DSC 4832/12
A
CNTRST
CNTEN
I/O
A
ADS
OE
UB
LB
R/W
CE
CE
15R
0R
0R
R
R
0R
1R
R
R
- I/O
R
CLK
R
R
17R
R
.

Related parts for IDT70V3389S5BF8

IDT70V3389S5BF8 Summary of contents

Page 1

... Features True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 4.2/5/6ns (max.) – Industrial: 5ns (max) Pipelined output mode Counter enable and reset features Dual chip enables allow for depth expansion without ...

Page 2

... High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Description: The IDT70V3389 is a high-speed 64K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times ...

Page 3

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Pin Configuration (1,2,3,4) 12/12/ I ...

Page 4

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Pin Configuration (1,2,3,4) 12/12/01 A 14L A 15L DDQL 10L IO 10R V DDQR 11L ...

Page 5

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Pin Names Left Port Right Port Chip Enables , , R/W R/W Read/Write Enable Output Enable L ...

Page 6

... External Address Blocked—Counter disabled (Ap reused) I/O ( (p+1) Counter Enabled—Internal Address generation I/O , BEn and OE and BEn , the rising edge of CLK, regardless of all other memory control signals including CE IL Recommended DC Operating Conditions with V (1) Symbol GND 3.3V 150mV V DDQ + 0V 3.3V ...

Page 7

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM (1) Capacitance (T = +25° 1.0MH ) TQFP ONLY A Z Symbol Parameter Conditions C Input Capacitance V IN (3) C Output Capacitance V OUT NOTES: 1. ...

Page 8

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter CE and CE I Dynamic Operating DD L Current (Both Outputs Disabled, (1) Ports Active) f ...

Page 9

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM AC Test Conditions Input Pulse Levels (Address & Controls) Input Pulse Levels (I/Os) Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load 50Ω DATA OUT Figure ...

Page 10

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing 3.3V ± 150mV 0°C to +70° Symbol Parameter t Clock ...

Page 11

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Timing Waveform of Read Cycle for Pipelined Operation t CYC2 t CH2 CLK UB, LB (0-3) W ...

Page 12

... UB, LB, and ADS = V , CNTEN, and CNTRST = Addresses do not have to be accessed sequentially since ADS = V are for reference use only. 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity. NO MATCH (3) t CD2 . IH for the Left Port, which is being written to. ...

Page 13

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Timing Waveform of Pipelined Read-to-Write-to-Read ( OE Controlled) t CYC2 t t CH2 CL2 CLK UB, LB ...

Page 14

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Timing Waveform of Write with Address Counter Advance t CYC2 t t CH2 CL2 CLK ADDRESS (3) INTERNAL (7) An ADDRESS t t SAD ...

Page 15

... LOW to HIGH transition of the clock signal. An asynchronous output enable is provided to ease asyn- chronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications. A HIGH LOW on CE for one clock cycle will power down ...

Page 16

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Ordering Information XXXXX A 99 Device Power Speed Package Type NOTES: 1. Contact your local sales office for Industrial temp range in other speeds, packages and powers. 2 Green ...

Page 17

IDT70V3389S High-Speed 64K x 18 3.3V Dual-Port Synchronous Pipelined Static RAM Datasheet Document History (cont'd) 01/18/99: Initial Public Release 03/15/99: Page 9 Additional notes 04/28/99: Added fpBGA paclage 06/08/99: Page 2 Changed package body height from 1.5mm to 1.4mm 06/15/99: ...

Related keywords