ISL6208ACRZ Intersil, ISL6208ACRZ Datasheet
![IC MOSFET DRVR SYNC BUCK 8-QFN](/photos/28/22/282215/8-vqfn_l8_sml.jpg)
ISL6208ACRZ
Specifications of ISL6208ACRZ
Related parts for ISL6208ACRZ
ISL6208ACRZ Summary of contents
Page 1
... ISL6208ACBZ-T ISL6208ACBZ 8 Ld SOIC Tape and Reel (Note) ISL6208ACRZ 08AZ (Note) ISL6208ACRZ-T 08AZ (Note) NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
Pinouts ISL6208ACB (8 LD SOIC) TOP VIEW UGATE 1 BOOT 2 PWM 3 GND 4 Block Diagram VCC FCCM PWM Timing Diagram t PWM PDHU t PDLU t RU UGATE LGATE PDLL 2 ISL6208A 8 PHASE ...
Page 3
Absolute Maximum Ratings Supply Voltage (VCC -0. Input Voltage ( ...
Page 4
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted (Continued) PARAMETER LGATE Fall Time (Note 5) UGATE Turn-Off Propagation Delay LGATE Turn-Off Propagation Delay UGATE Turn-On Propagation Delay LGATE Turn-On Propagation Delay UGATE Turn-On Propagation Delay LGATE Turn-On Propagation Delay Minimum ...
Page 5
Functional Pin Description UGATE (Pin 1 for SOIC-8, Pin 8 for QFN) The UGATE pin is the upper gate drive output. Connect to the gate of high-side power N-Channel MOSFET. BOOT (Pin 2 for SOIC-8, Pin 1 for QFN) BOOT ...
Page 6
Typical Performance Waveforms FIGURE 2. LOAD TRANSIENT (0 - 30A, 3-PHASE) FIGURE 4. DCM TO CCM TRANSITION AT NO LOAD FIGURE 6. PRE-BIASED STARTUP IN CCM MODE 6 ISL6208A FIGURE 3. LOAD TRANSIENT (30 - 0A, 3-PHASE) FIGURE 5. CCM ...
Page 7
... The turn-OFF of the low side MOSFET can cause gross current measurement inaccuracies. Three-State PWM Input A unique feature of the ISL6208A and other Intersil drivers is the addition of a shutdown window to the PWM input. If the PWM signal enters and remains within the shutdown window for a set holdoff time, the output drivers are disabled and both MOSFET gates are pulled and held low ...
Page 8
The equation can be rewritten to solve for R follows – 5ns ( ) DELAY kΩ = ------------------------------------------------------ DELAY 0.045 Internal Bootstrap Diode This driver features an internal bootstrap Schottky diode. Simply adding ...
Page 9
... Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance. 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389. 9. Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation ...
Page 10
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...