IDT89HPES4T4G2ZCAL IDT, Integrated Device Technology Inc, IDT89HPES4T4G2ZCAL Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT89HPES4T4G2ZCAL
Manufacturer Part Number
IDT89HPES4T4G2ZCAL
Description
IC PCI SW 4LANE 4PORT 324-FCBGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.IDT89HPES4T4G2ZCAL8.pdf
(29 pages)
Specifications of IDT89HPES4T4G2ZCAL
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
89HPES4T4G2ZCAL
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT89HPES4T4G2ZCAL
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT89HPES4T4G2ZCAL8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT89HPES4T4G2ZCALG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT89HPES4T4G2ZCALG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Pin Characteristics
IDT 89HPES4T4G2 Data Sheet
Note: Some input pads of the PES4T4G2 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate
levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, any input pin left
floating can cause a slight increase in power consumption.
PCI Express Inter-
face
SMBus
General Purpose I/O
System Pins
EJTAG / JTAG
Function
PE0RN[0]
PE0RP[0]
PE0TN[0]
PE0TP[0]
PE1RN[0]
PE1RP[0]
PE1TN[0]
PE1TP[0]
PE2RN[0]
PE2RP[0]
PE2TN[0]
PE2TP[0]
PE3RN[0]
PE3RP[0]
PE3TN[0]
PE3TP[0]
PEREFCLKN
PEREFCLKP
MSMBCLK
MSMBDAT
SSMBCLK
SSMBDAT
GPIO[10:7, 2:0]
CCLKDS
CCLKUS
PERSTN
SWMODE[2:0]
JTAG_TCK
JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TRST_N
Pin Name
Table 7 Pin Characteristics (Part 1 of 2)
Type
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
8 of 29
differential
Buffer
LVTTL
LVTTL
LVTTL
HCSL
PCIe
2
Serial Link
High Drive
Diff. Clock
Type
Input
Input
Input
Input
STI
I/O
STI,
STI
STI
STI
STI
STI
STI
STI
STI
3
Resistor
Internal
pull-down
pull-up
pull-up
pull-up
pull-up
pull-up
pull-up
pull-up
1
Refer to Table 8
pull-up on board
pull-up on board
pull-up on board
pull-up on board
Notes
September 13, 2010