DS3163 Maxim Integrated Products, DS3163 Datasheet - Page 376

IC TRPL ATM/PACKET PHY 400-PBGA

DS3163

Manufacturer Part Number
DS3163
Description
IC TRPL ATM/PACKET PHY 400-PBGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3163

Applications
*
Mounting Type
Surface Mount
Package / Case
400-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3163
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3163N
Manufacturer:
Maxim Integrated
Quantity:
10 000
18.1 Fractional Port Characteristics
All AC timing characteristics are specified with a 25pF capacitive load on all output pins, V
The voltage threshold for all timing measurements is VDD/2. The generic timing definitions shown in
Figure
Table 18-1. Fractional Port Timing
(V
Note 1: Any mode, 52MHz TCLKIn, RLCLKn input clocks.
Note 2: Any mode, TCLKIn, RLCLKn input clocks.
Note 3: TCLKIn, RLCLKn clock inputs to TOHMIn/TSOFIn, TFOHn/TSERn, TFOHENIn, RFOHENIn inputs.
Note 4: TCLKOn, RCLKOn clock outputs to TOHMIn/TSOFIn, TFOHn/TSERn, TFOHENOn, RFOHENOn inputs.
Note 5: TCLKIn, RLCLKn clock input to TSOFOn/TDENn, RSERn, RSOFOn/RDENn, TPDENOn, TPDATn, and RPDATn outputs.
Note 6: TCLKOn, RCLKOn clock output to TSOFOn/TDENn, RSERn, RSOFOn/RDENn, TPDENOn, TPDATn and RPDATn outputs.
18.2 Line interface AC Characteristics
All AC timing characteristics are specified with a 25pF capacitive load on all output pins, V
The voltage threshold for all timing measurements is VDD/2. The generic timing definitions shown in
Figure
Table 18-2. Line interface Timing
(V
Note 1: Any mode, 52MHz TCLKIn, RLCLKn input clocks.
Note 2: Any mode, TCLKIn, RLCLKn input clocks.
Note 3: RLCLKn clock inputs to RPOSn/RDATn, RNEGn/RLCVn/ROHMIn inputs.
Note 4: TCLKIn, RLCLKn clock input to TPOSn/TDATn, TNEGn/TOHMOn outputs.
Note 5: TLCLKn, TCLKOn, RCLKOn clock output to TPOSn/TDATn, TNEGn/TOHMOn outputs.
CLK Period
CLK Clock Duty Cycle (t2/t1)
CLK Rise or Fall times (20% to 80%)
DIN to CLK Setup Time
CLK to DIN Hold Time
CLK to DOUT Delay
CLK Period
CLK Clock Duty Cycle (t2/t1)
CLK Rise or Fall times (20% to 80 %)
DIN to CLK Setup Time
CLK to DIN Hold Time
CLK to DOUT Delay
DD
DD
= 3.3V ±5%, T
= 3.3V ±5%, T
18-2,
18-2,
Figure
Figure
PARAMETER
PARAMETER
18-3,
18-3,
j
j
= -40°C to +85°C.)
= -40°C to +85°C.)
Figure
Figure
18-4,
18-4,
Figure
Figure
SYMBOL
18-5, and
18-5, and
SYMBOL
t2/t1
t1
t3
t5
t6
t7
t2/t1
t1
t3
t5
t6
t7
Figure 18-6
Figure 18-6
(Note 1)
(Note 2)
(Note 2)
(Note 3)
(Note 3)
(Note 4)
(Note 5)
(Note 1)
(Note 2)
(Note 3)
(Note 4)
(Note 3)
(Note 4)
(Note 5)
(Note 6)
(Note 2)
CONDITIONS
CONDITIONS
apply to this
apply to this
interface.
19.23
interface.
19.23
MIN
MIN
40
40
3
7
1
1
2
2
4
0
2
2
TYP
TYP
50
50
IH
IH
= 2.4V and V
= 2.4V and V
MAX
MAX
60
11
60
10
4
9
4
8
Figure
Figure
IL
IL
UNITS
UNITS
= 0.8V.
= 0.8V.
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
%
18-1,
18-1,

Related parts for DS3163