SI8441BB-D-IS Silicon Laboratories Inc, SI8441BB-D-IS Datasheet
SI8441BB-D-IS
Specifications of SI8441BB-D-IS
Available stocks
Related parts for SI8441BB-D-IS
SI8441BB-D-IS Summary of contents
Page 1
... IEC 60950-1, 61010-1 (reinforced insulation ) Description Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages when compared to legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges throughout their service life ...
Page 2
Si8440/41/42/45 2 Rev. 1.3 ...
Page 3
T C ABLE O F ONTENTS Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Si8440/41/42/45 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter Ambient Operating Temperature* Supply Voltage *Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage. Table 2. Absolute Maximum Ratings Parameter ...
Page 5
Table 3. Electrical Characteristics ( ±10 ±10%, T DD1 DD2 A Parameter Symbol High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current 1 ...
Page 6
Si8440/41/42/45 Table 3. Electrical Characteristics (Continued ±10 ±10%, T DD1 DD2 A Parameter Symbol 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) ...
Page 7
Table 3. Electrical Characteristics (Continued ±10 ±10%, T DD1 DD2 A Parameter Symbol Si844xBx Maximum Data Rate Minimum Pulse Width Propagation Delay t PHL Pulse Width Distortion | PLH ...
Page 8
Si8440/41/42/45 ENABLE OUTPUTS 1.4 V Typical Input 1.4 V Typical Output 8 t en1 Figure 1. ENABLE Timing Diagram t t PLH PHL 90% 90% 10% 10 Figure 2. Propagation Delay Timing Rev. 1.3 t en2 ...
Page 9
Table 4. Electrical Characteristics (V = 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Input Leakage Current 1 Output Impedance ...
Page 10
Si8440/41/42/45 Table 4. Electrical Characteristics (Continued 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter 10 Mbps Supply Current (All inputs = 5 MHz square wave all outputs) Si8440Bx, Si8445Bx ...
Page 11
Table 4. Electrical Characteristics (Continued 3.3 V ±10 3.3 V ±10%, T DD1 DD2 Parameter Si844xBx Maximum Data Rate Minimum Pulse Width Propagation Delay Pulse Width Distortion | PLH PHL 2 Propagation Delay ...
Page 12
Si8440/41/42/45 Table 5. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter High Level Input Voltage Low Level Input Voltage High Level ...
Page 13
Table 5. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter 10 Mbps Supply Current (All inputs = 5 MHz square wave, ...
Page 14
Si8440/41/42/45 Table 5. Electrical Characteristics ( –40 to 125 ºC; applies to narrow and wide-body SOIC packages) DD1 DD2 A Parameter Si844xBx Maximum Data Rate Minimum Pulse Width Propagation Delay Pulse ...
Page 15
Table 6. Regulatory Information* CSA The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873. 61010- 600 V reinforced insulation working voltage 600 V RMS 60950- 130 V ...
Page 16
Si8440/41/42/45 Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings Parameter Basic Isolation Group Installation Classification Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB* Parameter Maximum Working Insulation Voltage Input to Output Test Voltage Transient Overvoltage Pollution Degree (DIN VDE ...
Page 17
Table 11. Thermal Characteristics Parameter Symbol IC Junction-to-Air Thermal JA Resistance 500 400 300 200 100 0 Figure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2 500 400 300 ...
Page 18
Si8440/41/42/45 2. Functional Description 2.1. Theory of Operation The operation of an Si844x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path ...
Page 19
Eye Diagram Figure 7 illustrates an eye-diagram taken on an Si8440. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8440 ...
Page 20
Si8440/41/42/45 2.3. Device Operation Device behavior during start-up, normal operation, and shutdown is shown in Table 12. Table 13 provides an overview of the output states when the Enable pins are active. Table 12. Si84xx Logic Operation Table V EN ...
Page 21
P/N 1,2 1,2 EN1 EN2 Si8440 — H Outputs B1, B2, B3, B4 are enabled and follow the input state. — L Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state. Si8441 H X ...
Page 22
Si8440/41/42/45 2.4. Layout Recommendations To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V (creepage/clearance component, such as ...
Page 23
Typical Performance Characteristics The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 3, 4, and 5 for actual specification limits ...
Page 24
Si8440/41/42/45 Figure 14. Si84xx Time-Dependent Dielectric Breakdown 24 Rev. 1.3 ...
Page 25
... Power Supply Bypass Capacitors (Revision C and Revision D) When using the ISOpro isolators with power supplies > 4.5 V, sufficient VDD bypass capacitors must be present on both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a > 4.5 V supply). Although rise time is power supply dependent, > ...
Page 26
Si8440/41/42/45 4. Pin Descriptions V V DD1 DD2 GND2 GND1 XMITR RCVR XMITR RCVR XMITR RCVR ...
Page 27
... Si8442BB-D-IS 2 Si8445BB-D-IS 4 Si8440AB-D-IS1 4 Si8440BB-D-IS1 4 Si8441AB-D-IS1 3 Si8441BB-D-IS1 3 Si8442AB-D-IS1 2 Si8442BB-D-IS1 2 Si8445BB-D-IS1 4 Notes: 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16 packages and MSL2A for narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures ...
Page 28
... Si8442BB-C-IS 2 Si8445BB-C-IS 4 Si8440AB-C-IS1 4 Si8440BB-C-IS1 4 Si8441AB-C-IS1 3 Si8441BB-C-IS1 3 Si8442AB-C-IS1 2 Si8442BB-C-IS1 2 Si8445BB-C-IS1 4 Notes: 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL3 for wide-body SOIC-16 packages and MSL2A for narrow-body SOIC-16 packages with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures ...
Page 29
Package Outline: 16-Pin Wide Body SOIC Figure 15 illustrates the package details for the Si844x Digital Isolator. Table 16 lists the values for the dimensions shown in the illustration. Table 16. Package Diagram Dimensions Figure 15. 16-Pin Wide Body ...
Page 30
Si8440/41/42/45 7. Land Pattern: 16-Pin Wide-Body SOIC Figure 16 illustrates the recommended land pattern details for the Si844x in a 16-pin wide-body SOIC. Table 17 lists the values for the dimensions shown in the illustration. Table 17. 16-Pin Wide Body ...
Page 31
Package Outline: 16-Pin Narrow Body SOIC Figure 17 illustrates the package details for the Si844x in a 16-pin narrow-body SOIC (SO-16). Table 18 lists the values for the dimensions shown in the illustration. Figure 17. 16-pin Small Outline Integrated ...
Page 32
Si8440/41/42/45 Table 18. Package Diagram Dimensions (Continued) h θ aaa bbb ccc ddd Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid ...
Page 33
Land Pattern: 16-Pin Narrow Body SOIC Figure 18 illustrates the recommended land pattern details for the Si844x in a 16-pin narrow-body SOIC. Table 19 lists the values for the dimensions shown in the illustration. Figure 18. 16-Pin Narrow Body ...
Page 34
Si8440/41/42/45 10. Top Marking: 16-Pin Wide Body SOIC Figure 19. Si8440/41/42/45 Top Marking Line 1 Marking: Base Part Number Ordering Options (See Ordering Guide for more information). Line 2 Marking Year WW = Workweek TTTTTT = Mfg Code ...
Page 35
Top Marking: 16-Pin Narrow Body SOIC Figure 20. 16-Pin Narrow Body SOIC Top Marking Table 21. 16-Pin Narrow Body SOIC Top Marking Table Line 1 Marking: Base Part Number Ordering Options (See Ordering Guide for more information). Line 2 ...
Page 36
... OCUMENT HANGE IST Revision 0.62 to Revision 0.63 Rev 0.63 is the first revision of this document that applies to the new series of ultra low power isolators featuring pinout and functional compatibility with previous isolator products. Updated “1. Electrical Specifications”. Updated “5. Ordering Guide”. ...
Page 37
N : OTES Si8440/41/42/45 Rev. 1.3 37 ...
Page 38
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...