MT8JTF12864AY-1G4D1 Micron Technology Inc, MT8JTF12864AY-1G4D1 Datasheet

no-image

MT8JTF12864AY-1G4D1

Manufacturer Part Number
MT8JTF12864AY-1G4D1
Description
MODULE DDR3 SDRAM 1GB 240-UDIMM
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT8JTF12864AY-1G4D1

Memory Type
DDR3 SDRAM
Memory Size
1GB
Speed
1333MT/s
Package / Case
240-UDIMM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
DDR3 SDRAM UDIMM
MT8JTF12864A – 1GB
MT8JTF25664A – 2GB
For component data sheets, refer to Micron’s Web site:
Features
• DDR3 functionality and operations supported as
• 240-pin, unbuffered dual in-line memory module
• Fast data transfer rates: PC3-10600, PC3-8500,
• 1GB (128 Meg x 64), 2GB (256 Meg x 64)
• V
• V
• Reset pin for improved system stability
• Nominal and dynamic on-die termination (ODT) for
• Single rank
• Fixed burst chop (BC) of 4 and burst length (BL) of 8
• Adjustable data-output drive strength
• Serial presence-detect (SPD) EEPROM
• Gold edge contacts
• Lead-free
• Fly-by topology
• Terminated control, command, and address bus
Table 1:
PDF: 09005aef82b21119/Source: 09005aef82b2112c
JTF8c128_256x64AY.fm - Rev. B 6/08 EN
defined in the component data sheet
(UDIMM)
or PC3-6400
data, strobe, and mask signals
via the mode register set (MRS)
Speed
Grade
-1G4
-1G3
-1G1
-1G0
-80C
-80B
DD
DDSPD
= V
DD
= +3.0V to +3.6V
Nomenclature
Q = +1.5V ±0.075V
Key Timing Parameters
Products and specifications discussed herein are subject to change by Micron without notice.
PC3-10600
PC3-10600
Industry
PC3-8500
PC3-8500
PC3-6400
PC3-6400
CL = 10 CL = 9
1333
1333
1333
Data Rate (MT/s)
CL = 8
1066
1066
1066
1066
1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM
www.micron.com
CL = 7
1066
1066
1
Figure 1:
Notes: 1. Contact Micron for industrial temperature
Options
• Operating temperature
• Package
• Frequency/CAS latency
– Commercial (0°C ≤ T
– Industrial (–40°C ≤ T
– 240-pin DIMM (lead-free)
– 1.5ns @ CL = 9 (DDR3-1333)
– 1.5ns @ CL = 10 (DDR3-1333)
– 1.87ns @ CL = 7 (DDR3-1066)
– 1.87ns @ CL = 8 (DDR3-1066)
– 2.5ns @ CL = 5 (DDR3-800)
– 2.5ns @ CL = 6 (DDR3-800)
PCB height: 30mm (1.18in)
CL = 6
Micron Technology, Inc., reserves the right to change products or specifications without notice.
800
800
800
800
800
800
2. Not recommended for new designs.
module offerings.
CL = 5
240-Pin UDIMM (MO-269 R/C A)
800
13.125
t
A
A
(ns)
13.5
12.5
RCD
1
15
15
15
≤ +85°C)
≤ +70°C)
©2007 Micron Technology, Inc. All rights reserved.
2
2
2
2
13.125
(ns)
13.5
12.5
t
15
15
15
RP
Marking
Features
None
-1G4
-1G3
-1G1
-1G0
-80C
-80B
Y
I
50.625
(ns)
49.5
52.5
52.5
t
51
50
RC

Related parts for MT8JTF12864AY-1G4D1

MT8JTF12864AY-1G4D1 Summary of contents

Page 1

DDR3 SDRAM UDIMM MT8JTF12864A – 1GB MT8JTF25664A – 2GB For component data sheets, refer to Micron’s Web site: Features • DDR3 functionality and operations supported as defined in the component data sheet • 240-pin, unbuffered dual in-line memory module (UDIMM) ...

Page 2

... Data sheets for the base device parts can be found on Micron’s Web site. 2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT8JTF12864AY-1G1D1. PDF: 09005aef82b21119/Source: 09005aef82b2112c JTF8c128_256x64AY.fm - Rev. B 6/08 EN ...

Page 3

Pin Assignments and Descriptions Table 5: Pin Assignments 240-Pin DDR3 UDIMM Front Pin Symbol Pin Symbol Pin Symbol Pin Symbol Pin Symbol Pin Symbol Pin Symbol Pin DQ25 61 REF ...

Page 4

Table 6: Pin Descriptions Symbol Type Description A[14:0] Input Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit for READ/WRITE commands, to select one location out of the memory array in the ...

Page 5

Functional Block Diagram Figure 2: Functional Block Diagram S0# DQS0# DQS0 DM0 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 V DQS1# SS DQS1 DM1 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 V SS DQS2# DQS2 DM2 DQ16 DQ17 ...

Page 6

... WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes. DDR3 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK ...

Page 7

Electrical Specifications Stresses greater than those listed in Table 7, may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each ...

Page 8

... Design Considerations Simulations Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system’s memory bus to ensure adequate signal integrity of the entire memory system ...

Page 9

I Specifications DD Table 10: DDR3 I Specifications and Conditions – 1GB DD Values are for the MT41J128M8 DDR3 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet Parameter Operating current ...

Page 10

Serial Presence-Detect Table 12: Serial Presence-Detect EEPROM DC Operating Conditions All voltages referenced to V Parameter/Condition Supply voltage Input high voltage: Logic 1; All inputs Input low voltage: Logic 0; All inputs Output low voltage 3mA OUT Input ...

Page 11

Module Dimensions Figure 3: 240-Pin DDR3 UDIMM 0.75 (0.03) R (8X 2.50 (0.098) D (2X) 2.30 (0.091) TYP Pin 1 2.20 (0.087) TYP 1.45 (0.057) TYP 54.68 (2.15) TYP 3.05 (0.12) TYP Pin 240 Notes: 1. All dimensions ...

Related keywords