AFBR-720XPDZ Avago Technologies US Inc., AFBR-720XPDZ Datasheet
AFBR-720XPDZ
Specifications of AFBR-720XPDZ
Available stocks
Related parts for AFBR-720XPDZ
AFBR-720XPDZ Summary of contents
Page 1
... AFBR-720XPDZ 10GbE XFP 850 nm 10Gbps Optical Transceiver Data Sheet Description The 850 nm ���� ��ransceiver is a high performance, cos�� effec��ive module for serial op��ical da��a communica��ions applica��ions specified for signal ra��es of 9.9 Gb/s ��o 0.5 Gb/s. I� ...
Page 2
Installation The ��BR-720���DZ can be ins��alled in any ���� por�� re- gardless of hos�� equipmen�� opera��ing s��a��us. The ��BR- 720���DZ is ho��-pluggable, allowing ��he module ��o be ins��alled while ��he hos�� sys��em is opera��ing and on-line. Upon inser��ion, ��he ��ransceiver housing makes ini��ial con��ac�� wi��h ��he hos�� board ���� cage, mi��iga��ing po��en- ��ial damage due ��o Elec��ro-S��a��ic ...
Page 3
Receiver Section The receiver sec��ion includes a ��IN de��ec��or wi��h am- plifica��ion quan��iza��ion signal condi��ioner circui��s. (see �igure ) Op��ical connec��ion ��o ��he receiver is provided via a LC op��ical connec��or. RX_LOS The receiver sec��ion con��ains a loss of signal (R�_LOS) circui�� ��o indica��e when ��he op��ical inpu�� signal power is insufficien�� for reliable signal de��ec��ion. � high signal indica��es loss of modula��ed signal, indica��ing link failure such as a broken ...
Page 4
Table 1. Electrical Pin Definitions Pin Name Logic GND �od-Desel LVTTL-I 4 In��errup�� LVTTL-O 5 T�_DIS LVTTL GND SCL LVTTL-I ...
Page 5
Absolute Maximum Ratings Parameter S��orage Tempera��ure (non-opera��ing) Rela��ive Humidi��y Supply Vol��age Low Speed Inpu�� Vol��age Recommended Operating Conditions Parameter Symbol Case Opera��ing Tempera��ure T C Supply Vol��age V CC Da��a Ra��e Transceiver Electrical Characteristics ( °C ��o +70 ° 3.3 V ± 5 Parameter Symbol ��ower Supply Noise Rejec��ion ��SNR (peak-peak) under �Hz ��ower Supply Noise Rejec��ion ��SNR (peak-peak) �Hz ��o 0 �Hz �odule supply curren�� I ...
Page 6
Transmitter Electrical Input Characteristics ( °C ��o +70 ° 3.3 V ± 5 Parameter Symbol Differen��ial Inpu�� Impedance Termina��ion �isma��ch Differen��ial Inpu�� �mpli��ude DVQDO Differen��ial Inpu�� Re��urn Loss SDD Differen��ial Inpu�� Re��urn Loss SDD Differen��ial Inpu�� Re��urn Loss SDD Common �ode Inpu�� Re��urn SCC Loss Differen��ial ��o Common �ode SCD Conversion Ji����er and Eye �ask Receiver Electrical Output Characteristics Parameter Symbol Differen��ial Inpu�� Impedance Z d ...
Page 7
Transmitter Optical Characteristics 10 GbE ( °C ��o +70 ° 3.3 V ± 5 Parameter Laser O�� Ou��pu�� ��ower �ean Op��ical Ou��pu�� ��ower Ex��inc��ion Ra��io Spec��ral Wid��h - rms Cen��er Waveleng��h Transmi����er and dispersion penal��y Transmi����er O�� �verage Op��ical Ou��pu�� ��ower RIN (O��) 2 Op��ical Eye �ask Receiver Optical Characteristics 10 GbE ( °C ��o +70 ° 3.3 V ± 5 Parameter S��ressed receiver sensi��ivi��y (O��) Receiver sensi��ivi��y (O��) Receiver Reflec��ance Waveleng��h ...
Page 8
Center wavelength (nm) Figure 4a. Triple tradeoff curve for 10GBASE-S (informative) Optical Modulation rmS SpeCtral Width (nm 0.05 to CenterWavelength(nm) 0.05 0.1 840 ��o 842 -4.2 ...
Page 9
Transceiver Timing Characteristics ( °C ��o +70 ° 3.3 V ± 5 Parameter Symbol T�_DIS �sser�� Time ��_off T�_DIS Nega��e Time ��_on Time ��o ini��ialize ��_ini�� In��errup�� asser�� delay In��errup��_on In��errup�� nega��e In��errup��_off delay ��_Down/ ��_Down/RST_on RST asser�� delay ��-Down nega��e delay ��_Down/RST_off �od_NR asser�� delay �od_nr_on �od_NR nega��e �od_nr_off delay �od_DeSel asser�� T_�od_DeSel ��ime �od_DeSel de-asser�� T_�od_Sel ��ime ��_Down rese�� ��ime ��_rese�� R�_LOS �sser�� delay ...
Page 10
Heat Sink Figure 5. XFP Assembly Drawing 0 Host Board Clip Bezel Module Connector EMI Gasket (not shown) ...
Page 11
Digital Diagnostic Interface and Serial Identification The 2-wire serial in��erface is explici��ly defined in ��he ���� �S� Rev 4.0. 2-wire ��iming specifica��ions and ��he s��ruc- ��ure of ��he memory map are per ���� �S� Rev 2.0. The normal 256 By��e I2C address space is divided in��o lower and upper blocks of 28 By��es. The lower block of 28 By��es is always direc��ly available and is used for diagnos- ��ic informa��ion providing ��he oppor��uni��y for ��redic��ive �ailure Iden��ifica��ion, Compliance ��redic��ion, �aul�� Isola- ��ion and Componen�� �oni��oring. The upper address space ��ables are used for less frequen��ly accessed func- ��ions such as serial ID, user wri��eable EE��RO�, reserved EE��RO� and diagnos��ics and con��rol spaces for fu��ure ...
Page 12
Mechanical Specifications Package Dimensions Figure 6a. Module Drawing Figure 6b. Module Drawing 2 ...
Page 13
Figure 7. XFP host board mechanical layout 3 ...
Page 14
Application Support �n Evalua��ion Ki�� and Reference Designs are available ��o assis�� in evalua��ion of ��he ��BR-720���DZ. ��lease con- ��ac�� your local �ield Sales represen��a��ive for availabili��y and ordering de��ails. Regulatory Compliance The ��ransceiver Regula��ory Compliance performance is provided in Table figure of meri�� ��o assis�� ��he de- signer. The overall equipmen�� design will de��ermine ��he cer��ifica��ion level. Regulatory Compliance Feature Test Method Elec��ros��a��ic Discharge (ESD) �IL-STD-883 ��o ��he elec��rical pins of ��he ...
Page 15
Immunity The ��ransceivers have a shielded design ��o provide excel- len�� immuni��y ��o radio-frequency elec��romagne��ic fields which may be presen�� in some opera��ing environmen��s. Electromagnetic Interference (EMI) �os�� equipmen�� designs using ��he ��BR-720���DZ are subjec�� ��o ��he requiremen��s of ��he �CC in ��he Uni��ed S��a��es, CENELEC EN55022 (CIS��R 22) in Europe and VCCI in Japan. The me��al housing and shielded design of ��he ��BR-720���DZ minimizes E�I and provides excellen�� E�I performance. Eye Safety The ��BR-720���DZ ��ransceivers provide Class eye safe- ...