D12 ISA PC EVAL KIT NXP Semiconductors, D12 ISA PC EVAL KIT Datasheet - Page 5

no-image

D12 ISA PC EVAL KIT

Manufacturer Part Number
D12 ISA PC EVAL KIT
Description
EVAL KIT FOR PDIUSBD12 USB EPP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of D12 ISA PC EVAL KIT

Main Purpose
Interface, USB 2.0 Host/Controller
Utilized Ic / Part
PDIUSBD12
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Other names
Q2544495
Interconnectivity
PDIUSBD12 Evaluation Board (PC Kit) User’s Manual
Installation
Jumper’s setting on PDIUSBD12 ISA bridging board
The PDIUSBD12 ISA bridging board is plugged inside the device PC. It will occupy I/O, IRQ and DMA
resources of the device PC. To avoid possible conflicts in settings, we suggest removal of all the
unnecessary cards from the device PC. Sound card and network card may cause conflict in IRQ and
DMA setting.
Switch S1 sets the base I/O address for the D12 evaluation board. Default base address is 0x368.
The D12 evaluation board occupies 8 I/O locations. A0 to A2 are decoded on the D12 evaluation
board. Switch S1 sets the address decoding of A3 to A9. Please notice that a switch ‘ON’ is logic ‘0’.
Jumpers JP1 and JP2 set the IRQ number for the D12 evaluation board. Default setting is IRQ5 or
JP1 is shorted.
Jumpers JP3 to JP6 set the DMA number for the D12 evaluation board. Default setting is DMA3 or
JP4 and JP6 are shorted. Please note that a respective pair of jumpers is needed to set a particular
DMA channel.
_______________________________________________________________________________________________
SW(n)
Address
Default
IRQ Number
Jumper’s Setting
Default
DMA Number
Jumper’s Setting
Default
ON
1
1
X
OFF
8
Philips Semiconductors - Asia Product Innovation Centre
S1
2
A3
OFF
IRQ5
JP1
ON
DMA1
JP3, JP5
OFF, OFF
Visit
JP1 JP2
3
A4
ON
http://www.flexiusb.com
JP5 JP6
JP3 JP4
4
A5
OFF
IRQ7
JP2
OFF
DMA3
JP4, JP6
ON, ON
5
A6
OFF
6
A7
ON
J2
7
A8
OFF
8
A9
OFF
Page 5 of 14
REV. 2.1

Related parts for D12 ISA PC EVAL KIT