SI3230PPQX-EVB Silicon Laboratories Inc, SI3230PPQX-EVB Datasheet - Page 11

no-image

SI3230PPQX-EVB

Manufacturer Part Number
SI3230PPQX-EVB
Description
BOARD EVAL W/DISCRETE INTERFACE
Manufacturer
Silicon Laboratories Inc
Series
ProSLIC®r
Datasheet

Specifications of SI3230PPQX-EVB

Main Purpose
Interface, Analog Front End (AFE)
Utilized Ic / Part
Si3230
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Table 10. Switching Characteristics—SPI
V
Parameter
Cycle Time SCLK
Rise Time, SCLK
Fall Time, SCLK
Delay Time, SCLK Fall to SDO Active
Delay Time, SCLK Fall to SDO
Transition
Delay Time, CS Rise to SDO Tri-state
Setup Time, CS to SCLK Fall
Hold Time, CS to SCLK Rise
Setup Time, SDI to SCLK Rise
Hold Time, SDI to SCLK Rise
Delay Time between Chip Selects
(Continuous SCLK)
Delay Time between Chip Selects
(Non-continuous SCLK)
SDI to SDITHRU Propagation Delay
Note: All timing is referenced to the 50% level of the waveform. Input test levels are V
DDA
= V
DDA
SCLK
= 3.13 to 5.25 V, T
SDO
SDI
CS
t
su1
A
= 0 to 70°C for K-Grade, –40 to 85°C for B-Grade, C
t
d1
t
r
Figure 2. SPI Timing Diagram
Symbol
t
t
t
t
t
t
t
t
su1
su2
t
t
t
t
d1
d2
d3
h1
h2
cs
cs
d4
t
Preliminary Rev. 0.96
c
r
f
t
su2
t
t
Conditions
c
thru
t
d2
Test
t
h2
0.062
Min
440
220
25
20
25
20
L
IH
= 20 pF
= V
t
r
DDD
Typ
t
4
h1
–0.4 V, V
t
cs
Max
IL
25
25
20
20
20
10
t
d3
= 0.4 V
Si3230
µsec
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
11

Related parts for SI3230PPQX-EVB