HI5805EVAL1 Intersil, HI5805EVAL1 Datasheet - Page 5

• Manufacturer Part Number: HI5805EVAL1
• Description: EVALUATION PLATFORM HI5805
• Manufacturer: Intersil

Specifications of HI5805EVAL1

• Number Of Adc's: 1
• Number Of Bits: 12
• Sampling Rate (per Second): 5M
• Data Interface: Parallel
• Inputs Per Adc: 1 Differential
• Input Range: 4 Vpp
• Power (typ) @ Conditions: 300mW @ 5MSPS
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Utilized Ic / Part: HI5805
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

It should be noted that overdriving the analog input beyond
the 2.0V fullscale input voltage range will not damage the
converter as long as the overdrive voltage stays within the
converters analog supply voltages. In the event of an
overdrive condition the converter will recover within one
sample clock cycle.
Sample Clock Driver, Timing and I/O
In order to ensure rated performance of the HI5805, the duty
cycle of the sample clock should be held at 50% 5%. It must
also have low phase noise and operate at standard TTL levels.
A voltage comparator (U3) with TTL output levels is provided on
the evaluation board to generate the sampling clock for the
HI5805 when a sinewave (< 3V) or squarewave clock is
applied to the CLK input (J1) of the evaluation board. A
potentiometer (VR1) is provided to allow the user to adjust the
duty cycle of the sampling clock to obtain the best performance
from the ADC and to allow the user to investigate the effects of
expected duty cycle variations on the performance of the
(CLK AT TP4, P1-C20 OR P2-13)
TABLE 1. HI5805 EVALUATION BOARD POWER SUPPLIES
SUPPLY
+5VAIN1
+5VD1IN
+5VD2IN
POWER
+5VDIN
+5VAIN
-5VAIN
-5VDIN
DIGITAL DATA OUTPUTS
SINEWAVE CLK IN
HI5805 SAMPLE
HI5805 DIGITAL
DATA OUTPUT
CLOCK INPUT
CLOCK OUT
(74ALS574)
(D0 - D11)
(CLK)
(J1)
5.0V 5%3
NOMINAL
-5.0V 5%
-5.0V 5%
5.0V 5%
5.0V 5%
5.0V 5%
5.0V 5%
VALUE
CURRENT
FIGURE 5. EVALUATION BOARD CLOCK AND DATA TIMING RELATIONSHIPS
3-5
(TYP)
22mA
46mA
22mA
43mA
13mA
1mA
3mA
t
DATA N-1
PD1
t
OD
CLK Comparator,
CLK Comparator
A/D DV
FUNCTION(S)
D0-D11 D-FF
DATA N-1
A/D DV
SUPPLIED
A/D AV
Op Amps
Op Amps
DV
CC1
CC2
Application Note 9707
CC3
CC
and
DATA N
t
PD2
converter. The HI5805 clock input trigger level is approximately
1.5V. Therefore, the duty cycle of the sampling clock should be
measured at this 1.5V trigger level. Test point TP4 provides a
convenient point to monitor the sample clock duty cycle and
make any required adjustments.
Figure 5 shows the sample clock and digital data timing
relationship for the evaluation board. The data
corresponding to a particular sample will be available at the
digital data outputs of the HI5805 after the data latency time,
t
output delay, t
expected for the indicated timing delays. Refer to the HI5805
data sheet for additional timing information.
The sample clock and digital output data signals are made
available through two connectors contained on the evaluation
board. The line buffering provided by the data output latches
allows for driving long leads or analyzer inputs. These data
latches are not necessary for the digital output data if the load
presented to the converter does not exceed the data sheet load
limits of one standard TTL load and 10pF. The P1 I/O connector
allows the evaluation board to be interfaced to the DSP
evaluation boards available from Intersil. Alternatively, the
digital output data and sample clock can also be accessed by
clipping the test leads of a logic analyzer or data acquisition
system onto the I/O pins of connector header P2.
LAT
PARAMETER
, of 3 sample clock cycles plus the HI5805 digital data
t
t
t
PD1
PD2
OD
TABLE 2. TIMING SPECIFICATIONS
OD
HI5805 Digital Output Data Delay
U3 Prop Delay
U5/6 Prop Delay
. Table 2 lists the values that can be
DATA N
DESCRIPTION
4.5ns
TYP
8ns
9ns