EVAL-ADUC7026QSP Analog Devices Inc, EVAL-ADUC7026QSP Datasheet - Page 70

no-image

EVAL-ADUC7026QSP

Manufacturer Part Number
EVAL-ADUC7026QSP
Description
KIT DEV FOR ADUC7026/7027
Manufacturer
Analog Devices Inc
Datasheet

Specifications of EVAL-ADUC7026QSP

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EVAL-ADUC7026QSPZ
Manufacturer:
Analog Devices Inc
Quantity:
135
ADuC7019/20/21/22/24/25/26/27/28
I2CxALT Registers
Name
I2C0ALT
I2C1ALT
I2CxALT are hardware general call ID registers used in slave mode.
Table 63. I2C0CFG MMR Bit Descriptions
Bit
31:5
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Description
Reserved. These bits should be written by the user as 0.
Enable Stop Interrupt. Set by the user to generate an interrupt upon receiving a stop condition and after receiving a valid start
condition and matching address. Cleared by the user to disable the generation of an interrupt upon receiving a stop condition.
Reserved.
Reserved.
Enable Stretch SCL (Holds SCL low). Set by the user to stretch the SCL line. Cleared by the user to disable stretching of the SCL line.
Reserved.
Slave Tx FIFO Request Interrupt Enable. Set by the user to disable the slave Tx FIFO request interrupt. Cleared by the user to generate
an interrupt request just after the negative edge of the clock for the R/W bit. This allows the user to input data into the slave Tx FIFO if
it is empty. At 400 ksps and the core clock running at 41.78 MHz, the user has 45 clock cycles to take appropriate action, taking
interrupt latency into account.
General Call Status Bit Clear. Set by the user to clear the general call status bits. Cleared automatically by hardware after the general
call status bits have been cleared.
Master Serial Clock Enable Bit. Set by user to enable generation of the serial clock in master mode. Cleared by user to disable serial
clock in master mode.
Loop Back Enable Bit. Set by user to internally connect the transition to the reception to test user software. Cleared by user to operate
in normal mode.
Start Back-Off Disable Bit. Set by user in multimaster mode. If losing arbitration, the master immediately tries to retransmit. Cleared by
user to enable start back-off. After losing arbitration, the master waits before trying to retransmit.
Hardware General Call Enable. When this bit and Bit 3 are set, and have received a general call (Address 0x00) and a data byte, the
device checks the contents of the I2C0ALT against the receive register. If the contents match, the device has received a hardware
general call. This is used if a device needs urgent attention from a master device without knowing which master it needs to turn to.
This is a “to whom it may concern” call. The ADuC7019/20/21/22/24/25/26/27/28 watch for these addresses. The device that requires
attention embeds its own address into the message. All masters listen and the one that can handle the device contacts its slave and
acts appropriately. The LSB of the I2C0ALT register should always be written to 1, as per the I
General Call Enable Bit. Set this bit to enable the slave device to ACK an I
recognizes a data bit. If it receives a 0x06 (reset and write programmable part of slave address by hardware) as the data byte, the I
interface resets as per the I
call interrupt status bit sets on any general call. The user must take corrective action by setting up the I
receives a 0x04 (write programmable part of slave address by hardware) as the data byte, the general call interrupt status bit sets on
any general call. The user must take corrective action by reprogramming the device address.
Reserved.
Master Enable Bit. Set by user to enable the master I
Slave Enable Bit. Set by user to enable the slave I
I2C0ID1, I2C0ID2, and I2C0ID3. If the device address is recognized, the part participates in the slave transfer sequence. Cleared by user
to disable the slave I
Address
0xFFFF0828
0xFFFF0928
2
C channel.
2
Default Value
0x00
0x00
C January 2000 bus specification. This command can be used to reset an entire I
2
Access
R/W
R/W
C channel. A slave transfer sequence is monitored for the device address in I2C0ID0,
2
C channel. Cleared by user to disable the master I
Rev. B | Page 70 of 92
I2CxCFG Registers
Name
I2C0CFG
I2C1CFG
I2CxCFG are configuration registers.
2
C general call, Address 0x00 (write). The device then
Address
0xFFFF082C
0xFFFF092C
2
C January 2000 bus specification.
2
Default Value
0x00
0x00
C channel.
2
C interface after a reset. If it
2
C system. The general
Access
R/W
R/W
2
C

Related parts for EVAL-ADUC7026QSP