LPC2157FBD100,551 NXP Semiconductors, LPC2157FBD100,551 Datasheet
LPC2157FBD100,551
Specifications of LPC2157FBD100,551
935287348551
Available stocks
Related parts for LPC2157FBD100,551
LPC2157FBD100,551 Summary of contents
Page 1
LPC2157/2158 Single-chip 16-bit/32-bit microcontrollers; 512 kB flash, with 32 segment x 4 LCD driver Rev. 01 — 15 October 2008 1. General description The LPC2157/2158 is a multi-chip module consisting of a LPC2138/2148 single-chip microcontroller combined with a PCF8576D Universal ...
Page 2
... NXP Semiconductors 4. Block diagram P0[31:28], P0[27:26] P0[25], P0[23:0] (1) LPC2157 only. Fig 1. LPC2157_2158_1 Product data sheet P1[31:25], P1[17:16] LPC2157/ LPC2158 (1) , MCU Block diagram of LPC2157/2158 Rev. 01 — 15 October 2008 LPC2157/2158 Single-chip 16-bit/32-bit microcontrollers PCF8576D LCD CONTROLLER 002aad382 © NXP B.V. 2008. All rights reserved. ...
Page 3
... NXP Semiconductors LPC2157/2158 P1[31:25], FAST GENERAL P1[17:16] PURPOSE I/O P0[31:28], (3) P0[27:26] P0[25], P0[23:0] ARM7 local bus INTERNAL SRAM CONTROLLER 32 kB SRAM EXTERNAL EINT3 to INTERRUPTS EINT0 4 CAP0 CAPTURE/COMPARE 4 CAP1 (W/EXTERNAL CLOCK) 8 MAT0 TIMER 0/TIMER 1 8 MAT1 AD0[7:6], (3) AD0[5] (3) AD0[0] A/D CONVERTERS AD0[4:1] ...
Page 4
... NXP Semiconductors V DD(LCD) LCD BIAS GENERATOR V LCD CLK TIMING SYNC OSCILLATOR OSC V SS SCL_LCD INPUT FILTERS SDA_LCD Fig 3. LCD display controller block diagram 5. Pinning information 5.1 Pinning Fig 4. LPC2157_2158_1 Product data sheet BP0 BP1 BP2 BP3 BACKPLANE OUTPUTS LCD VOLTAGE SELECTOR ...
Page 5
... NXP Semiconductors Fig 5. 5.2 Pin description Table 2. Pin description LPC2157 Symbol Pin P0[0] to P0[31] [1] P0[0]/TXD0/ 7 PWM1 [2] P0[1]/RXD0/ 9 PWM3/EINT0 [3] P0[2]/SCL0/ 10 CAP0[0] [3] P0[3]/SDA0/ 14 MAT0[0]/EINT1 [4] P0[4]/SCK0/ 15 CAP0[1]/AD0[6] [4] P0[5]/MISO0/ 17 MAT0[1]/AD0[7] LPC2157_2158_1 Product data sheet 1 LPC2158FBD 25 Pin configuration for LPC2158 ...
Page 6
... NXP Semiconductors Table 2. Pin description LPC2157 Symbol Pin [4] P0[6]/MOSI0/ 18 CAP0[2]/AD1[0] [2] P0[7]/SSEL0/ 19 PWM2/EINT2 [4] P0[8]/TXD1/ 20 PWM4/AD1[1] [2] P0[9]/RXD1/ 21 PWM6/EINT3 [4] P0[10]/RTS1/ 22 CAP1[0]/AD1[2] [3] P0[11]/CTS1/ 23 CAP1[1]/SCL1 [4] P0[12]/DSR1/ 24 MAT1[0]/AD1[3] [4] P0[13]/DTR1/ 25 MAT1[1]/AD1[4] [3] P0[14]/DCD1/ 26 EINT1/SDA1 LPC2157_2158_1 Product data sheet … ...
Page 7
... NXP Semiconductors Table 2. Pin description LPC2157 Symbol Pin [4] P0[15]/RI1/ 28 EINT2/AD1[5] [2] P0[16]/EINT0/ 29 MAT0[2]/CAP0[2] [1] P0[17]/CAP1[2]/ 30 SCK1/MAT1[2] [1] P0[18]/CAP1[3]/ 79 MISO1/MAT1[3] [1] P0[19]/MAT1[2]/ 80 MOSI1/CAP1[2] [2] P0[20]/MAT1[3]/ 81 SSEL1/EINT3 [4] P0[21]/PWM5/ 91 AD1[6]/CAP1[3] [4] P0[22]/AD1[7]/ 92 CAP0[0]/ MAT0[0] [1] P0[23] 84 [5] P0[25]/AD0[4]/ 97 AOUT [7] P0[26]/AD0[5] ...
Page 8
... NXP Semiconductors Table 2. Pin description LPC2157 Symbol Pin [7] P0[27]/AD0[0]/ 99 CAP0[1]/MAT0[1] [4] P0[28]/AD0[1]/ 1 CAP0[2]/MAT0[2] [4] P0[29]/AD0[2]/ 2 CAP0[3]/MAT0[3] [4] P0[30]/AD0[3]/ 3 EINT3/CAP0[0] [6] P0[31] 5 P1[0] to P1[31] [6] P1[16] 4 [6] P1[17] 100 [6] P1[25]/EXTIN0 16 [6] P1[26]/RTCK 12 [6] P1[27]/TDO 90 [6] P1[28]/TDI ...
Page 9
... NXP Semiconductors Table 2. Pin description LPC2157 Symbol Pin [8] RESET 83 [9] XTAL1 88 [9] XTAL2 87 [9] RTCX1 93 [9] RTCX2 13, 32, SS 39, 40, 85 11, 27 DDA V 38 DD(LCD LCD VREF 89 VBAT 31 SDA_LCD 34 SCL_LCD 35 SYNC 36 CLK 37 BP0 to BP3 S31 [ tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. ...
Page 10
... NXP Semiconductors Table 3. Pin description LPC2158 Symbol Pin P0[0] to P0[31] [1] P0[0]/TXD0/ 7 PWM1 [2] P0[1]/RXD0/ 9 PWM3/EINT0 [3] P0[2]/SCL0/ 10 CAP0[0] [3] P0[3]/SDA0/ 14 MAT0[0]/EINT1 [4] P0[4]/SCK0/ 15 CAP0[1]/AD0[6] [4] P0[5]/MISO0/ 17 MAT0[1]/AD0[7] [4] P0[6]/MOSI0/ 18 CAP0[2]/AD1[0] [2] P0[7]/SSEL0/ 19 PWM2/EINT2 [4] P0[8]/TXD1/ 20 PWM4/AD1[1] ...
Page 11
... NXP Semiconductors Table 3. Pin description LPC2158 Symbol Pin [2] P0[9]/RXD1/ 21 PWM6/EINT3 [4] P0[10]/RTS1/ 22 CAP1[0]/AD1[2] [3] P0[11]/CTS1/ 23 CAP1[1]/SCL1 [4] P0[12]/DSR1/ 24 MAT1[0]/AD1[3] [4] P0[13]/DTR1/ 25 MAT1[1]/AD1[4] [3] P0[14]/DCD1/ 26 EINT1/SDA1 [4] P0[15]/RI1/ 28 EINT2/AD1[5] [2] P0[16]/EINT0/ 29 MAT0[2]/CAP0[2] [1] P0[17]/CAP1[2]/ 30 SCK1/MAT1[2] LPC2157_2158_1 Product data sheet … ...
Page 12
... NXP Semiconductors Table 3. Pin description LPC2158 Symbol Pin [1] P0[18]/CAP1[3]/ 79 MISO1/MAT1[3] [1] P0[19]/MAT1[2]/ 80 MOSI1/CAP1[2] [2] P0[20]/MAT1[3]/ 81 SSEL1/EINT3 [4] P0[21]/PWM5/ 91 AD1[6]/CAP1[3] [4] P0[22]/AD1[7]/ 92 CAP0[0]/ MAT0[0] [1] P0[23]/V 84 BUS [5] P0[25]/AD0[4]/ 97 AOUT [4] P0[28]/AD0[1]/ 1 CAP0[2]/MAT0[2] [4] P0[29]/AD0[2]/ 2 CAP0[3]/MAT0[3] [4] P0[30]/AD0[3]/ ...
Page 13
... NXP Semiconductors Table 3. Pin description LPC2158 Symbol Pin [6] P0[31]/UP_LED/ 5 CONNECT P1[0] to P1[31] [6] P1[16] 4 [6] P1[17] 100 [6] P1[25]/EXTIN0 16 [6] P1[26]/RTCK 12 [6] P1[27]/TDO 90 [6] P1[28]/TDI 86 [6] P1[29]/TCK 82 [6] P1[30]/TMS 78 [6] P1[31]/TRST [8] RESET 83 [9] XTAL1 ...
Page 14
... NXP Semiconductors Table 3. Pin description LPC2158 Symbol Pin V 11, 27 DDA V 38 DD(LCD LCD VREF 89 VBAT 31 SDA_LCD 34 SCL_LCD 35 SYNC 36 CLK 37 BP0 to BP3 S31 [ tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. [ tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. If configured for an input function, this pad utilizes built-in glitch fi ...
Page 15
... NXP Semiconductors 6. Functional description 6.1 Architectural overview The ARM7TDMI general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers (CISC) ...
Page 16
... NXP Semiconductors In case of LPC2158 only SRAM block intended to be utilized mainly by the USB can also be used as a general purpose RAM for data storage and code storage and execution. 6.4 Memory map The LPC2157/2158 memory map incorporates several distinct regions, as shown in Figure 6 ...
Page 17
... NXP Semiconductors FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine does not need to branch into the interrupt service routine but can run from the interrupt vector location. If more than one request is assigned to the FIQ class, the FIQ service routine will read a word from the VIC that identifi ...
Page 18
... NXP Semiconductors • Mask registers allow treating sets of port bits as a group, leaving other bits unchanged. • All GPIO registers are byte addressable. • Entire port value can be written in one instruction. 6.7.1 Features • Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port. • ...
Page 19
... NXP Semiconductors The LPC2158 is equipped with a USB device controller that enables 12 Mbit/s data exchange with a USB host controller. It consists of a register interface, serial interface engine, endpoint buffer memory and DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate end point buffer memory. The status of a completed USB transfer or error condition is indicated via status registers ...
Page 20
... NXP Semiconductors 2 6.12 I C-bus serial I/O controller The LPC2157/2158 each contain two I 2 The I C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver or a transmitter with the capability to both receive and send information (such as memory)) ...
Page 21
... NXP Semiconductors slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with data frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. Often only one of these data flows carries meaningful data ...
Page 22
... NXP Semiconductors 6.16 Watchdog timer The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to ‘feed’ (or reload) the watchdog within a predetermined amount of time. ...
Page 23
... NXP Semiconductors Two match registers can be used to provide a single edge controlled PWM output. One match register (MR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs ...
Page 24
... NXP Semiconductors 6.19 System control 6.19.1 Crystal oscillator On-chip integrated oscillator operates with external crystal in range of 1 MHz to 25 MHz. The oscillator output frequency is called f referred to as CCLK for purposes of rate equations, etc. f unless the PLL is running and connected. Refer to information. ...
Page 25
... NXP Semiconductors 6.19.4 Brownout detector The LPC2157/2158 include 2-stage monitoring of the voltage on the V voltage falls below 2.9 V, the BOD asserts an interrupt signal to the VIC. This signal can be enabled for interrupt; if not, software can monitor the signal by reading dedicated register. The second stage of low voltage detection asserts reset to inactivate the LPC2157/2158 when the voltage on the V fl ...
Page 26
... NXP Semiconductors In Power-down mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Power-down mode and the logic levels of chip output pins remain static. The Power-down mode can be terminated and normal operation resumed by either a reset or certain specifi ...
Page 27
... NXP Semiconductors 6.20.2 RealMonitor RealMonitor is a configurable software module, developed by ARM Inc., which enables real-time debug lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC, which is present in the EmbeddedICE logic. The LPC2157/2158 contain a specific configuration of RealMonitor software programmed into the on-chip fl ...
Page 28
... NXP Semiconductors 6.21.4 Oscillator 6.21.4.1 Internal clock An internal oscillator provides the clock signals for the internal logic of the LCD controller and its LCD drive signals. After power-up, pin SDA must be HIGH to guarantee that the clock starts. 6.21.5 Timing The LCD controller timing controls the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs ...
Page 29
... NXP Semiconductors 6.21.11 Output bank selector The LCD controller includes a RAM bank switching feature in the static and 1:2 drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit selected for display instead of the contents of bit 0. In 1:2 mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1 ...
Page 30
... NXP Semiconductors 2 6.21.15 I C-bus slave addresses 2 The I C-bus slave address is 0111 0000. The LCD controller is a write-only device and will not respond to a read access. LPC2157_2158_1 Product data sheet Single-chip 16-bit/32-bit microcontrollers Rev. 01 — 15 October 2008 LPC2157/2158 © NXP B.V. 2008. All rights reserved. ...
Page 31
... NXP Semiconductors 7. Limiting values Table 6. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter V supply voltage (core and external rail analog 3.3 V pad supply voltage DDA V input voltage on pin VBAT i(VBAT) V input voltage on pin VREF i(VREF) V analog input voltage ...
Page 32
... NXP Semiconductors 8. Static characteristics Table 7. Static characteristics +85 C for commercial applications, unless otherwise specified. amb Symbol Parameter V supply voltage DD V analog 3.3 V pad supply DDA voltage V input voltage on pin i(VBAT) VBAT V input voltage on pin i(VREF) VREF Standard port pins, RESET, RTCK ...
Page 33
... NXP Semiconductors Table 7. Static characteristics +85 C for commercial applications, unless otherwise specified. amb Symbol Parameter I active mode supply DD(act) current I Power-down mode DD(pd) supply current I Power-down mode BATpd battery supply current I active mode battery BATact supply current I optimized active mode ...
Page 34
... NXP Semiconductors Table 7. Static characteristics +85 C for commercial applications, unless otherwise specified. amb Symbol Parameter V output voltage on pin o(XTAL2) XTAL2 V input voltage on pin i(RTCX1) RTCX1 V output voltage on pin o(RTCX2) RTCX2 USB pins I OFF-state output OZ current V bus supply voltage BUS V differential input ...
Page 35
... NXP Semiconductors Table 8. ADC static characteristics +85 C unless otherwise specified; ADC frequency 4.5 MHz. DDA amb Symbol Parameter V analog input voltage IA C analog input capacitance ia E differential linearity error D E integral non-linearity L(adj) E offset error O E gain error G E absolute error ...
Page 36
... NXP Semiconductors 1023 1022 1021 1020 1019 1018 7 code out offset error E O (1) Example of an actual transfer curve. (2) The ideal transfer curve. (3) Differential linearity error (E (4) Integral non-linearity (E L(adj) (5) Center of a step of the actual transfer curve. Fig 7. ADC characteristics LPC2157_2158_1 Product data sheet ...
Page 37
... NXP Semiconductors ADx[y] Fig 8. Suggested ADC interface - LPC2157/2158 ADx[y] pin LPC2157_2158_1 Product data sheet LPC2XXX 20 k SAMPLE Rev. 01 — 15 October 2008 LPC2157/2158 Single-chip 16-bit/32-bit microcontrollers R vsi ADx[y] V EXT 002aad458 © NXP B.V. 2008. All rights reserved ...
Page 38
... NXP Semiconductors 9. Dynamic characteristics Table 9. Dynamic characteristics of USB pins (full-speed pF 1 Symbol Parameter t rise time r t fall time f t differential rise and fall time FRFM matching V output signal crossover voltage CRS t source SE0 interval of EOP FEOPT t source jitter for differential transition ...
Page 39
... NXP Semiconductors 9.1 Timing Fig 9. External clock timing (with an amplitude of at least V t PERIOD differential data lines Fig 10. Differential data-to-EOP transition skew and EOP width 10. Application information 10.1 Suggested USB interface solutions LPC2158 Fig 11. LPC2158 USB interface using the CONNECT function on pin 17 ...
Page 40
... NXP Semiconductors LPC2158 Fig 12. LPC2158 USB interface using the UP_LED function on pin 17 LPC2157_2158_1 Product data sheet Single-chip 16-bit/32-bit microcontrollers 1.5 k UP_LED VBUS Rev. 01 — 15 October 2008 LPC2157/2158 USB-B connector 002aad411 © NXP B.V. 2008. All rights reserved ...
Page 41
... NXP Semiconductors 11. Package outline LQFP100: plastic low profile quad flat package; 100 leads; body 1 pin 1 index 100 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 1.45 1.6 mm 0.25 0.05 1.35 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. ...
Page 42
... NXP Semiconductors 12. Abbreviations Table 11. Acronym ADC AHB AMBA APB BOD DAC DCC DMA FIFO GPIO I/O ISP JTAG MCU PLL POR PWM RC SPI SSI SSP TTL UART LPC2157_2158_1 Product data sheet Abbreviations Description Analog-to-Digital Converter Advanced High-performance Bus Advanced Microcontroller Bus Architecture ...
Page 43
... NXP Semiconductors 13. Revision history Table 12. Revision history Document ID Release date LPC2157_2158_1 20081015 LPC2157_2158_1 Product data sheet Single-chip 16-bit/32-bit microcontrollers Data sheet status Change notice Product data sheet - Rev. 01 — 15 October 2008 LPC2157/2158 Supersedes - © NXP B.V. 2008. All rights reserved ...
Page 44
... Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...
Page 45
... NXP Semiconductors 16. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 4 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 2 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 4 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5 6 Functional description . . . . . . . . . . . . . . . . . . 15 6.1 Architectural overview 6.2 On-chip flash program memory . . . . . . . . . . . 15 6.3 On-chip static RAM 6.4 Memory map 6.5 Interrupt controller . . . . . . . . . . . . . . . . . . . . . 16 6 ...