PIC12C671T-04E/SM Microchip Technology, PIC12C671T-04E/SM Datasheet - Page 470

• Manufacturer Part Number: PIC12C671T-04E/SM
• Description: IC MCU OTP 1KX14 A/D 8-SOIJ
• Manufacturer: Microchip Technology
• Series: PIC® 12Cr

Specifications of PIC12C671T-04E/SM

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 4MHz
• Peripherals: POR, WDT
• Number Of I /o: 5
• Program Memory Size: 1.75KB (1K x 14)
• Program Memory Type: OTP
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 4x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• For Use With: AC164312 - MODULE SKT FOR PM3 16SOIC309-1048 - ADAPTER 8-SOIC TO 8-DIP309-1047 - ADAPTER 8-SOIC TO 8-DIP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Connectivity: -

PICmicro MID-RANGE MCU FAMILY
25.4
DS31025A-page 25-12
COM0
COM1
COM2
COM3
T
T
FWR
FINT
LCD Interrupts
= T
= (T
Frame
Boundary
(T
FRAME
FWR
FWR
The LCD timing generation provides an interrupt that defines the LCD frame timing. This interrupt
can be used to coordinate the writing of the pixel data with the start of a new frame. Writing pixel
data at the frame boundary allows a visually crisp transition of the image. This interrupt can also
be used to synchronize external events to the LCD. For example, the interface to an external seg-
ment driver, such as a Microchip AY0438, can be synchronized for segment data update to the
LCD frame.
A new frame is defined to begin at the leading edge of the COM0 common signal. The interrupt
will be set immediately after the LCD controller completes accessing all pixel data required for a
frame. This will occur at a certain fixed time before the frame boundary as shown in
The LCD controller will begin to access data for the next frame within T
Figure 25-7:
/2 - (2T
/2 - (1T
/(LMUX1:LMUX0 + 1)
CY
CY
+ 40 ns))
+ 40 ns))
Example Waveforms in 1/4 MUX Drive
min.
max.
1 Frame
LCD
Interrupt
occurs
T
FWR
T
FINT
Controller accesses
next frame data
Frame
Boundary
1997 Microchip Technology Inc.
FWR
after the interrupt.
Figure
V3
V2
V1
V0
V3
V2
V1
V0
V3
V2
V1
V0
V3
V2
V1
V0
25-7.