R5F2121AJFP#U0 Renesas Electronics America, R5F2121AJFP#U0 Datasheet - Page 188

• Manufacturer Part Number: R5F2121AJFP#U0
• Description: MCU FLASH 96K 5K CMOS 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/21r

Specifications of R5F2121AJFP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, Voltage Detect, WDT
• Number Of I /o: 41
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 5K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/20 Group, R8C/21 Group
Rev.2.00 Aug 27, 2008
REJ09B0250-0200
Figure 14.33
14.3.5
TRDIOAi
i = 0 or 1
NOTES:
TRDIOCi
TRDIODi
TRDIOBi
1. When the BFCi bit in the TRDMR register is set to 1 (the TRDGRCi register is used as the buffer register of the TRDGRAi
2. When the BFDi bit in the TRDMR register is set to 1 (the TRDGRDi register is used as the buffer register of the TRDGRBi
3. The trigger input of the TRDGRA0 register can select the TRDIOA0 pin input or fOCO128 signal.
register).
register).
The input capture function is to measure the external signal width and period. The content in the TRDi register
(counter) is transferred to the TRDGRji register as a trigger of the TRDIOji (i = 0 or 1, j = either A, B, C or D)
pin external signal (input capture). Since this function is enabled with a combination of the TRDIOji pin and
TRDGRji register, any of the input capture function, other modes or functions can be selected every pin.
The TRDGRA0 register can also select fOCO128 signal as input-capture trigger input.
Figure 14.33 shows the Block Diagram of Input Capture Function, Table 14.23 lists the Input Capture Function
Specifications. Figures 14.34 to 14.44 show the Registers Associated with Input Capture Function and Figure
14.45 shows the Operating Example of Input Capture Function.
(3)
Input Capture Function
(Note 1)
(Note 2)
Block Diagram of Input Capture Function
Page 170 of 458
Input capture signal
Input capture signal
Input capture signal
Input capture signal
TRDGRAi
TRDGRCi
TRDGRBi
TRDGRDi
register
register
register
register
TRDIOA0
fOCO
TRDi register
Divided
by 128
fOCO128
IOA3 = 0
IOA3 = 1
Input capture
signal
14. Timers