M30876FJAGP#U3 Renesas Electronics America, M30876FJAGP#U3 Datasheet - Page 446

IC M32C/87 MCU FLASH 100LQFP

M30876FJAGP#U3

Manufacturer Part Number
M30876FJAGP#U3
Description
IC M32C/87 MCU FLASH 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheet

Specifications of M30876FJAGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, EBI/EMI, I²C, IEBus, IrDA, SIO, UART/USART
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
85
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
31K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30876FJAGP#U3M30876FJAGP
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M30876FJAGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30876FJAGP#U3
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30876FJAGP#U3U
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30876FJAGP#U3M30876FJAGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M32C/87 Group (M32C/87, M32C/87A, M32C/87B)
REJ09B0180-0151 Rev.1.51 Jul 31, 2008
Page 422 of 587
Figure 23.16
23.1.13 CANi Error Interrupt Mask Register (CiEIMKR Register) (i = 0, 1)
23.1.13.1 BOIM Bit
23.1.13.2 EPIM Bit
23.1.13.3 BEIM Bit
CANi Error Interrupt Mask Register (i = 0, 1)
b7 b6 b5 b4
The BOIM bit determines whether an interrupt request is enabled or disabled when the CAN module is placed
in a bus-off state. When the BOIM bit is set to 1, a bus-off interrupt request is enabled.
The EPIM bit determines whether an interrupt request is enabled or disabled when the CAN module is placed in
an error passive state. When the EPIM bit is set to 1, an error passive interrupt request is enabled.
The BEIM bit determines whether an interrupt request is enabled or disabled when a CAN bus error occurs.
When the BEIM bit is set to 1, a CAN bus error interrupt request is enabled.
Refer to 23.4 CAN Interrupts for details.
NOTE:
1. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the
clock to the CAN module.
b3
b2
C0EIMKR and C1EIMKR Registers
b1
b0
Bit Symbol
(b7-b3)
BOIM
EPIM
BEIM
Symbol
C0EIMKR
C1EIMKR
Bus-off interrupt
mask bit
Error-passive interrupt
mask bit
CAN bus-error interrupt
mask bit
Unimplemented.
Write 0. Read as undefined value.
Bit Name
0214h
0294h
Address
0: Interrupt request masked (disabled)
1: Interrupt request enabled
0: Interrupt request masked (disabled)
1: Interrupt request enabled
0: Interrupt request masked (disabled)
1: Interrupt request enabled
Function
After Reset
XXXX X000b
XXXX X000b
23. CAN Module
(1)
RW
RW
RW
RW

Related parts for M30876FJAGP#U3