UPD78F9234MC-5A4-A Renesas Electronics America, UPD78F9234MC-5A4-A Datasheet - Page 190

• Manufacturer Part Number: UPD78F9234MC-5A4-A
• Description: MCU 8BIT 8KB FLASH 30PIN
• Manufacturer: Renesas Electronics America
• Series: 78K0S/Kx1+r

Specifications of UPD78F9234MC-5A4-A

• Core Processor: 78K0S
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: LIN, UART/USART
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

(1) Receive buffer register 6 (RXB6)
(2) Receive shift register 6 (RXS6)
(3) Transmit buffer register 6 (TXB6)
(4) Transmit shift register 6 (TXS6)
188
This 8-bit register stores parallel data converted by receive shift register 6 (RXS6).
Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift
register 6 (RXS6). If the data length is set to 7 bits, data is transferred as follows.
If an overrun error (OVE6) occurs, the receive data is not transferred to RXB6.
RXB6 can be read by an 8-bit memory manipulation instruction. No data can be written to this register.
Generation of reset signal sets this register to FFH.
Caution Reception enable status is entered, after having set RXE6 to 1 and one clock of the base clock
This register converts the serial data input to the R
RXS6 cannot be directly manipulated by a program.
This buffer register is used to set transmit data. Transmission is started when data is written to TXB6.
If the data length is set to 7 bits:
This register can be read or written by an 8-bit memory manipulation instruction.
Generation of reset signal sets this register to FFH.
Cautions 1. When starting transmission, write transmit data to TXB6, after having set TXE6 to 1 and a
This register transmits the data transferred from TXB6 from the T
TXB6 immediately after TXB6 is written for the first transmission, or immediately before INTST6 occurs after one
frame was transmitted for continuous transmission. Data is transferred from TXB6 and transmitted from the T
pin at the falling edge of the base clock.
TXS6 cannot be directly manipulated by a program.
In LSB-first reception, the receive data is transferred to bits 0 to 6 of RXB6 and the MSB of RXB6 is always 0.
In MSB-first reception, the receive data is transferred to bits 7 to 1 of RXB6 and the LSB of RXB6 is always 0.
In LSB-fast transmission, data is transferred to bits 0 to 6 of TXB6, and the MSB of TXB6 is not transmitted.
In MSB-fast transmission, data is transferred to bits 7 to 1 of TXB6, and the LSB of TXB6 is not transmitted.
(f
2. Do not write data to TXB6 when bit 1 (TXBF6) of asynchronous serial interface transmission
3. Do not refresh (write the same value to) TXB6 by software during a communication
XCLK6
wait of one clock or more of the base clock (f
status register 6 (ASIF6) is 1.
operation (when bit 7 (POWER6) and bit 6 (TXE6) of asynchronous serial interface operation
mode register 6 (ASIM6) are 1 or when bit 7 (POWER6) and bit 5 (RXE6) of ASIM6 are 1).
When outputting same values in continuous transmission, be sure to confirm that TXBF6 is
0 before writing the same values to TXB6.
) has elapsed.
CHAPTER 11 SERIAL INTERFACE UART6
User’s Manual U17446EJ5V0UD
X
D6 pin into parallel data.
XCLK6
X
D6 pin as serial data. Data is transferred from
) has been performed.
X
D6