SAK-XC2236N-40F80L AA Infineon Technologies, SAK-XC2236N-40F80L AA Datasheet - Page 33

no-image

SAK-XC2236N-40F80L AA

Manufacturer Part Number
SAK-XC2236N-40F80L AA
Description
IC MCU 16BIT 320KB FLASH 64LQFP
Manufacturer
Infineon Technologies
Series
XC22xxNr
Datasheet

Specifications of SAK-XC2236N-40F80L AA

Core Processor
C166SV2
Core Size
16/32-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, I²C, LIN, SPI, SSC, UART/USART, USI
Peripherals
I²S, POR, PWM, WDT
Number Of I /o
40
Program Memory Size
320KB (320K x 8)
Program Memory Type
FLASH
Ram Size
42K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 9x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
64-LFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
3.2
The core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-
fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and
accumulate unit (MAC), a register-file providing three register banks, and dedicated
SFRs. The ALU features a multiply-and-divide unit, a bit-mask generator, and a barrel
shifter.
Figure 5
Data Sheet
CPU
MAC
Prefetch
Multiply
Branch
FIFO
IDX0
IDX1
MAH
QX0
QX1
Unit
Unit
Unit
+/-
+/-
Central Processing Unit (CPU)
CPU Block Diagram
CSP
CPUCON1
CPUCON2
Return
MRW
MCW
MSW
MAL
Stack
QR0
QR1
+/-
IP
IFU
Division Unit
Multiply Unit
ZEROS
DPP0
DPP1
DPP2
DPP3
MDC
PSW
MDH
XC2232N, XC2234N, XC2236N, XC2238N
Exception
Injection/
VECSEG
Handler
Bit-Mask-Gen.
TFR
Barrel-Shifter
33
SPSEG
STKOV
STKUN
ONES
MDL
SP
+/-
ADU
ALU
XC2000 Family / Value Line
RF
DMU
PMU
GPRs
2-Stage
R15
R14
5-Stage
GPRs
R1
R0
Buffer
R15
R14
Prefetch
R1
R0
Pipeline
CP
GPRs
Pipeline
R15
R14
R1
R0
IPIP
WB
Functional Description
Peripherals
Flash/ROM
mca04917_x.vsd
PSRAM
DPRAM
DSRAM
V1.3, 2010-04
EBC
GPRs
R15
R14
R1
R0

Related parts for SAK-XC2236N-40F80L AA